Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / esug.pdf
Скачиваний:
94
Добавлен:
05.06.2015
Размер:
1.38 Mб
Скачать

Ambit BuildGates Synthesis User Guide

Report Generation

Finite State Machine Reports

The report for finite state machine (FSM) is generated using the following command:

report_fsm [-vector vector_name] [-state_table] [-encoding] [-hierarchical] [{> | >>} filename]

where:

vector_name is the state vector name. If not specified, all FSMs in the current module

are reported

filename is the name of the generated report file. If omitted, the report is displayed on the standard output.

The -state_table option extracts a state transition table in a report form. The -encoding option reports all state assignments for each selected FSM.

The -hierarchical option reports all FSMs in any module in the downward path of current module.

If none of the above options are specified, a summary report with the following information is printed:

Design (module) name, state vector name, file name and line number it was found in RTL model

Number of states in this FSM, initial state, equivalent states, unreachable states, terminal states, preserved states, and number of transitions (arcs)

Number and name of inputs to this FSM, unused inputs and hold signal

Number and name of outputs from this FSM

Clock signal and edge (rising or falling) that controls transitions in this FSM

Encoding used, encoding size, whether any unreachable states were removed or any states were merged

September 2000

206

Product Version 4.0

Ambit BuildGates Synthesis User Guide

Report Generation

Sample FSM Report

Below is a sample FSM report generated from the following command.

report_fsm > BG4.0_fsm_rep.rpt

+---------------------------------------

 

 

+

| Report

|

report _ fsm

|

|----------------

+

----------------------

|

| Options

|

 

|

+----------------

+----------------------

 

+

| Date

|

20000728.072056

|

| Tool

|

ac _ shell

|

| Release

|

v4.0 - eng

|

| Version

|

Jul 26 2000 08:19:39 |

+----------------

+----------------------

 

+

| Current Module |

fsm2

|

+---------------------------------------

 

 

+

+----------------------------------------------------------

 

 

+

|

Finite State Machine Report

|

|----------------------------------------------------------

 

 

|

| Design

 

| fsm2

|

| State Vector

 

| state_reg

|

| File

 

| /ambit/regress/bg/fsm//fsm2.0347.v |

| Line

 

| 31

|

+---------------------

 

+------------------------------------

+

| States

 

| 4

|

| Initial states

 

| (Sinit)

|

| Equivalent states

| (Sinit Sfirst0)(Ssecond1 Sthird1)

|

| Unreachable states

| <None>

|

| Terminal states

| <None>

|

| Preserved states

| <None>

|

| Transitions

 

| 10

|

+---------------------

 

+------------------------------------

+

| Inputs

 

| 2

|

| Input names

 

| (PI_188 i)

|

| Unused inputs

 

| <None>

|

| Hold signal

 

| <None>

|

+---------------------

 

+------------------------------------

+

| Outputs

 

| 1

|

| Output names

 

| (e)

|

September 2000

207

Product Version 4.0

 

Ambit BuildGates Synthesis User Guide

 

 

Report Generation

 

 

 

 

 

+---------------------

+

------------------------------------

+

| Clock

|

clk

|

| Sense

|

rising - edge

|

+---------------------

+------------------------------------

 

+

| Encoding

|

<None>

|

| Encoding bit length |

3

|

+----------------------------------------------------------

 

 

+

September 2000

208

Product Version 4.0

Соседние файлы в папке dsd-07=Verilog