Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / esug.pdf
Скачиваний:
94
Добавлен:
05.06.2015
Размер:
1.38 Mб
Скачать

Ambit BuildGates Synthesis User Guide

Report Generation

Area Reports

The report for the area of the netlist can be generated using the following command:

report_area [-summary] [-hierarchical] [-cells][{ > | >> } filename]

where:

filename is the name of the generated report file. If filename is given, the report is written to the file. If the filename is omitted, the report is displayed on the standard output.

If the hierarchical option is used, the report is created for all the hierarchical modules in the current module, otherwise only the current module area is reported.

If the summary option is used, the area report only contains the summary information for the current module. This is the default option. The summary report includes the following information:

Current module

Wire load model

Cell area

Net area

Total area

If the cells option is used, area report is printed on every cell in the current module. The cell report includes the following information:

Summary report for current block

Summary report cumulative for the current design hierarchy

Name and count of cells used

Type of cells used

Area for each cell

Total cell area

Net area

Total area

September 2000

193

Product Version 4.0

Ambit BuildGates Synthesis User Guide

Report Generation

Sample Area Report

Below is a sample area report generated from the following command:

report_area -summary -hierarchical > BG4.0_area_rep.rpt

+-------------------------------------------------------

 

 

 

 

+

 

| Report

| report_area

 

|

 

|---------

 

+---------------------------------------------

 

 

|

 

| Options

| -summary -hierarchical > BG4.0_area_rep.rpt |

 

+---------

 

+---------------------------------------------

 

 

+

 

| Date

 

| 20000621.103245

 

|

 

| Tool

 

| ac_shell

 

|

 

| Release

| v4.0-eng

 

|

 

| Version

| Jun 19 2000 06:11:48

|

 

+---------

 

+---------------------------------------------

 

 

+

 

| Module

| reg8_1

 

|

 

+-------------------------------------------------------

 

 

 

 

+

 

Summary Area Report

 

 

 

-------------------

 

 

 

+----------------------------------------------------------------

 

 

 

 

 

+

|

Module |

Wireload |

Cell Area |

Net Area | Total Area |

|------------

 

+------------

+

------------+

------------+------------

|

|

reg8_1 |

B0.5X0.5 |

84.00 |

13.83 |

97.83 |

+----------------------------------------------------------------

 

 

 

 

 

+

September 2000

194

Product Version 4.0

Соседние файлы в папке dsd-07=Verilog