Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / esug.pdf
Скачиваний:
94
Добавлен:
05.06.2015
Размер:
1.38 Mб
Скачать

Ambit BuildGates Synthesis User Guide

10

Report Generation

As the synthesis process transforms the design from its original RTL description to a final technology-mapped netlist that meets all the constraints, information must be captured and analyzed to see if synthesis goals are being met. When presented in human-readable form the information is called a report. This chapter lists the BuildGates synthesis report generation commands and provides sample reports.

The purpose of this chapter is to familiarize you with the process of generating reports, consequently, only a subset of all of the possible report options are provided in the way of example. Most of the report examples in this chapter are presented in command line input format. The example syntax may not include all possible options; the syntax is for example only.

For complete descriptions of all report commands and their options, please refer to the

Envisia and Ambit Synthesis Command Reference. For information on generating reports from the GUI, refer to Reports Menu Options on page 59.

The basic BuildGates synthesis report categories are listed below and defined in the following sections.

Timing Reports

Area Reports

Library Reports

Hierarchy Reports

Design Rule Violations Reports

VHDL Library Reports

End Point Slack and Path Histograms

Fanin and Fanout Reports

Finite State Machine Reports

September 2000

191

Product Version 4.0

Ambit BuildGates Synthesis User Guide

Report Generation

Report Header

Most of the report print certain common information in a header. This information is intended to help correlate the reported data with specific version of the software. The header contains the following information:

Command used to generate the report

Options used with the command

Date and time the command was executed

Name of the program used to generate the report (ac_shell)

Release and Version number

Other relevant information on the specific report

Timing Reports

Below is a list of all timing-related report commands:

report_timing

report_annotations

report_cell_instance_timing

report_clocks

report_library

report_net

report_path_exceptions

report_port

Report timing is explained in detail in the Envisia Timing Analysis User Guide. Please refer to the Generating and Understanding Timing Reports chapter.

September 2000

192

Product Version 4.0

Соседние файлы в папке dsd-07=Verilog