Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / esug.pdf
Скачиваний:
94
Добавлен:
05.06.2015
Размер:
1.38 Mб
Скачать

Ambit BuildGates Synthesis User Guide

Report Generation

Design Rule Violations Reports

The report for the design rule violations of the netlist can be generated using the following command:

report_design_rule_violations [-hierarchical] [-ignore_clknet] [-current_module_only] [-verbose] [-ignore_dont_modify_nets] [{ > | >> } filename]

where:

filename specifies the name of the report file. If filename is not specified, the report is displayed on standard output. filename must be the last argument in the list.

The -current_module_only option reports only the violations in the current module.

The -hierarchical option reports the violations for hierarchical ports.

The -ignore_clknet option prevents the reporting of the clock net violations.

The -ignore_dont_modify_nets option does not report design rule violations for nets that are set dont_modify.

The -verbose option reports all design rules for every net and port in the design regardless of whether there were any violations.

September 2000

198

Product Version 4.0

Ambit BuildGates Synthesis User Guide

Report Generation

Sample Design Rule Violations Report

Below is a sample design rule violations report generated from the following command:

report_design_rule_violations -hierarchical > BG4.0_des_rule_vio_rep.rpt

+-----------------------------------------

 

 

+

| Report

|

report _ design _ rule _ violations |

|---------

+

-------------------------------

|

| Options |

- hierarchical

|

+---------

+-------------------------------

 

+

| Date

|

20000727.170054

|

| Tool

|

ac _ shell

|

| Release |

v4.0 - eng

|

| Version |

Jul 26 2000 08:19:39

|

+---------

+-------------------------------

 

+

| Module

|

cpu

|

+-----------------------------------------

 

 

+

**** Design Rule Violation Report ****

Module: decode [decode1]

Net: sel_dat

 

 

 

Max Capacitance

=

0.60

(i_823:Z [NR2])

Net Capacitance

=

0.69

 

VIOLATION

=

-0.08

 

Module: alu [alu1]

 

 

 

Net: n_145

 

 

 

Max Capacitance

=

0.29

(i_6:Z [NR4])

Net Capacitance

=

0.54

 

VIOLATION

=

-0.25

 

Module: cpu

 

 

 

Net: n_648

 

 

 

Max Capacitance

=

0.60

(decode1:sel_dat [decode])

Net Capacitance

=

0.69

 

VIOLATION

=

-0.08

 

3 violation(s) found.

 

 

 

September 2000

199

Product Version 4.0

Соседние файлы в папке dsd-07=Verilog