Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / esug.pdf
Скачиваний:
94
Добавлен:
05.06.2015
Размер:
1.38 Mб
Скачать

Ambit BuildGates Synthesis User Guide

Report Generation

Hierarchy Reports

The hierarchy report describes the structural hierarchy as it exists at various stages in the synthesis process. The hierarchy reported is always that of the netlist in memory, with the current module as the top of the hierarchy. The command syntax is as follows:

report_hierarchy [-inst] [-tcl_list] [{> | >>} filename]

where:

filename is the name of the generated report file. If the filename is omitted, the report is displayed on the standard output.

The -inst option includes the instance name of the module instantiation in the output. Modules that are multiply instantiated will include a separate line of output for each instantiation.

The -tcl_list option reports the hierarchy in the form of a Tcl list.

If the hierarchy report is requested prior to any netlist generation, then RTL hierarchy is shown. If the mapping has been done, the mapped hierarchy is shown. The hierarchy report uses the following symbols to distinguish hierarchical blocks:

b

black box module (no subcomponents)

g

generic (unmapped) module.

o

optimized module

x

“don’t modify” attribute is set for this module

m

module contains a mapped view

September 2000

196

Product Version 4.0

Ambit BuildGates Synthesis User Guide

Report Generation

Sample Hierarchy Report

Below is a sample hierarchy report generated from the following command:

report_hierarchy -inst > BG4.0_hierarchy_rep.rpt

|-cpu(m)

||-accum1 -> reg8_1(m) ||-alu1 -> alu(m)

|||-i_317 -> AWACL_UNS_ADD_8_C(m) ||-decode1 -> decode(m)

||-ireg1 -> reg8_0(m) ||-pcount1 -> count5(m)

September 2000

197

Product Version 4.0

Соседние файлы в папке dsd-07=Verilog