Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / esug.pdf
Скачиваний:
114
Добавлен:
05.06.2015
Размер:
1.38 Mб
Скачать

Ambit BuildGates Synthesis User Guide

Using the GUI

Adding a New Port Clock

1.Click right mouse button anywhere in the port clock panel to display a dialog for adding a new port clock; move cursor to New Port Clock. Release the mouse button.

A dialog is displayed for data entry.

2.Click left mouse button on the down arrow on the Ideal Clock field to select the ideal clock.

3.Click left mouse button on the down arrow on the Port Clock field to select the port clock.

4.Click left mouse button on either positive or negative edge.

5.If desired, click left mouse button to select early or late rise, or, early or late fall.

6.Left click Ok.

Changing Port Constraints

1.Click right mouse button anywhere in the port constraints panel to display the pop-up menu; move cursor to the desired command. Release the mouse button.

2.Refer to Table 3-30 for descriptions of the port constraints panel pop-up menu commands; make changes as desired.

3.To save the changes, select Refresh Clock Table in the ideal clock panel pop-up menu; see Table 3-28.

The Schematic Viewer

Please refer to the Viewing the Schematic Design chapter for description of the schematic viewer and typical tasks instructions.

Distributed Processing

The Ambit BuildGates synthesis distributed synthesis tool enables you to use a network of heterogeneous computers as a single processing system. Parallel optimization of logic modules and reduced compute time enable synthesis runtimes that are two to four times faster than without distributed synthesis.

September 2000

88

Product Version 4.0

Соседние файлы в папке dsd-07=Verilog