ATmega8515(L)
Alternate Functions of Port E The Port E pins with alternate functions are shown in Table 38.
Table 38. Port E Pins Alternate Functions
Port Pin |
Alternate Function |
|
|
|
|
PE2 |
OC1B (Timer/Counter1 Output Compare B Match Output) |
|
|
|
|
PE1 |
ALE (Address Latch Enable to External Memory) |
|
|
|
|
PE0 |
ICP (Timer/Counter1 Input Capture Pin) |
|
INT2 (External Interrupt 2 Input) |
||
|
||
|
|
The alternate pin configuration is as follows:
• OC1B – Port E, Bit 2
OC1B, Output Compare Match B output: The PE2 pin can serve as an external output for the Timer/Counter1 Output Compare B. The pin has to be configured as an output (DDE2 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.
• ALE – Port E, Bit 1
ALE is the external Data memory Address Latch Enable signal.
• ICP/INT2 – Port E, Bit 0
ICP – Input Capture Pin: The PE0 pin can act as an Input Capture pin for
Timer/Counter1.
INT2, External Interrupt Source 2: The PE0 pin can serve as an external interrupt source.
Table 39 relate the alternate functions of Port E to the overriding signals shown in Figure 33 on page 63.
Table 39. Overriding Signals for Alternate Functions PE2..PE0
Signal Name |
PE2 |
PE1 |
PE0 |
|
|
|
|
PUOE |
0 |
SRE |
0 |
|
|
|
|
PUOV |
0 |
0 |
0 |
|
|
|
|
DDOE |
0 |
SRE |
0 |
|
|
|
|
DDOV |
0 |
1 |
0 |
|
|
|
|
PVOE |
OC1B OVERRIDE ENABLE |
SRE |
0 |
|
|
|
|
PVOV |
OC1B |
ALE |
0 |
|
|
|
|
DIEOE |
0 |
0 |
INT2 ENABLED |
|
|
|
|
DIEOV |
0 |
0 |
1 |
|
|
|
|
DI |
0 |
0 |
INT2 INPUT, ICP INPUT |
|
|
|
|
AIO |
– |
– |
– |
|
|
|
|
73
2512G–AVR–03/05