- •Release History
- •Contents
- •List of Figures
- •List of Tables
- •1 TMS320TCI6618 Features
- •1.1 KeyStone Architecture
- •1.2 Device Description
- •1.3 Functional Block Diagram
- •2 Device Overview
- •2.1 Device Characteristics
- •2.2 CPU (DSP Core) Description
- •2.3 Memory Map Summary
- •2.4 Boot Sequence
- •2.5 Boot Modes Supported and PLL Settings
- •2.5.1 Boot Device Field
- •2.5.2 Device Configuration Field
- •2.5.2.1 No Boot Device Configuration
- •2.5.2.2 Serial Rapid I/O Boot Device Configuration
- •2.5.2.3 Ethernet (SGMII) Boot Device Configuration
- •2.5.2.4 PCI Boot Device Configuration
- •2.5.2.5 I2C Boot Device Configuration
- •2.5.2.6 SPI Boot Device Configuration
- •2.5.2.7 HyperLink Boot Device Configuration
- •2.5.3 PLL Settings
- •2.6 Second-Level Bootloaders
- •2.7 Terminals
- •2.8 Terminal Functions
- •2.9 Development
- •2.9.1 Development Support
- •2.9.2 Device Support
- •Related Documentation from Texas Instruments
- •3 Device Configuration
- •3.1 Device Configuration at Device Reset
- •3.2 Peripheral Selection After Device Reset
- •3.3 Device State Control Registers
- •3.3.1 Device Status (DEVSTAT) Register
- •3.3.2 Device Configuration Register
- •3.3.3 JTAG ID (JTAGID) Register Description
- •3.3.4 Kicker Mechanism (KICK0 and KICK1) Register
- •3.3.5 LRESETNMI PIN Status (LRSTNMIPINSTAT) Register
- •3.3.6 LRESETNMI PIN Status Clear (LRSTNMIPINSTAT_CLR) Register
- •3.3.7 Reset Status (RESET_STAT) Register
- •3.3.8 Reset Status Clear (RESET_STAT_CLR) Register
- •3.3.9 Boot Complete (BOOTCOMPLETE) Register
- •3.3.10 Power State Control (PWRSTATECTL) Register
- •3.3.11 NMI Even Generation to CorePac (NMIGRx) Register
- •3.3.12 IPC Generation (IPCGRx) Registers
- •3.3.13 IPC Acknowledgement (IPCARx) Registers
- •3.3.14 IPC Generation Host (IPCGRH) Register
- •3.3.15 IPC Acknowledgement Host (IPCARH) Register
- •3.3.16 Timer Input Selection Register (TINPSEL)
- •3.3.17 Timer Output Selection Register (TOUTPSEL)
- •3.3.18 Reset Mux (RSTMUXx) Register
- •3.4 Pullup/Pulldown Resistors
- •4 System Interconnect
- •4.1 Internal Buses, Bridges, and Switch Fabrics
- •4.2 Data Switch Fabric Connections
- •4.3 Configuration Switch Fabric
- •4.4 Bus Priorities
- •5 C66x CorePac
- •5.1 Memory Architecture
- •5.1.1 L1P Memory
- •5.1.2 L1D Memory
- •5.1.3 L2 Memory
- •5.1.4 MSM SRAM
- •5.1.5 L3 Memory
- •5.2 Memory Protection
- •5.3 Bandwidth Management
- •5.4 Power-Down Control
- •5.5 CorePac Resets
- •5.6 CorePac Revision
- •5.7 C66x CorePac Register Descriptions
- •6 Device Operating Conditions
- •6.1 Absolute Maximum Ratings
- •6.2 Recommended Operating Conditions
- •6.3 Electrical Characteristics
- •7 TMS320TCI6618 Peripheral Information and Electrical Specifications
- •7.1 Parameter Information
- •7.1.1 1.8-V Signal Transition Levels
- •7.1.2 Timing Parameters and Board Routing Analysis
- •7.2 Recommended Clock and Control Signal Transition Behavior
- •7.3 Power Supplies
- •7.3.1 Power-Up Sequencing
- •7.3.1.1 Core-Before-IO Power Sequencing
- •7.3.1.2 IO-Before-Core Power Sequencing
- •7.3.1.3 Prolonged Resets
- •7.3.2 Power-Down Sequence
- •7.3.3 Power Supply Decoupling and Bulk Capacitors
- •7.3.4 SmartReflex
- •7.4 Enhanced Direct Memory Access (EDMA3) Controller
- •7.4.1 EDMA3 Device-Specific Information
- •7.4.2 EDMA3 Channel Synchronization Events
- •7.5 Interrupts
- •7.5.1 Interrupt Sources and Interrupt Controller
- •7.5.2 INTC Registers
- •7.5.2.1 INTC0 Register Map
- •7.5.2.2 INTC1 Register Map
- •7.5.2.3 INTC2 Register Map
- •7.5.3 Inter-Processor Register Map
- •7.5.4 NMI and LRESET
- •7.5.5 External Interrupts Electrical Data/Timing
- •7.6 Memory Protection Unit (MPU)
- •7.6.1 MPU Registers
- •7.6.1.1 MPU Register Map
- •7.6.1.2 Device-Specific MPU Registers
- •7.6.2 MPU Programmable Range Registers
- •7.6.2.1 Programmable Range n Start Address Register (PROGn_MPSAR)
- •7.6.2.2 Programmable Range n - End Address Register (PROGn_MPEAR)
- •7.6.2.3 Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPA)
- •7.7 Reset Controller
- •7.7.1 Power-on Reset
- •7.7.2 Hard Reset
- •7.7.3 Soft Reset
- •7.7.4 Local Reset
- •7.7.5 Reset Priority
- •7.7.6 Reset Controller Register
- •7.7.7 Reset Electrical Data/Timing
- •7.8 Main PLL and the PLL Controller
- •7.8.1 Main PLL Controller Device-Specific Information
- •7.8.1.1 Internal Clocks and Maximum Operating Frequencies
- •7.8.1.2 Main PLL Controller Operating Modes
- •7.8.1.3 Main PLL Stabilization, Lock, and Reset Times
- •7.8.2 PLL Controller Memory Map
- •7.8.2.1 PLL Secondary Control Register (SECCTL)
- •7.8.2.2 PLL Controller Divider Register (PLLDIV2, PLLDIV5, PLLDIV8)
- •7.8.2.3 PLL Controller Clock Align Control Register (ALNCTL)
- •7.8.2.4 PLLDIV Divider Ratio Change Status Register (DCHANGE)
- •7.8.2.5 SYSCLK Status Register (SYSTAT)
- •7.8.2.6 Reset Type Status Register (RSTYPE)
- •7.8.2.7 Reset Control Register (RSTCTRL)
- •7.8.2.8 Reset Configuration Register (RSTCFG)
- •7.8.2.9 Reset Isolation Register (RSISO)
- •7.8.3 Main PLL Control Registers
- •7.8.4 Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Electrical Data/Timing
- •7.9.1 DDR3 PLL Control Register
- •7.9.2 DDR3 PLL Device-Specific Information
- •7.9.3 DDR3 PLL Input Clock Electrical Data/Timing
- •7.10 PASS PLL
- •7.10.1 PASS PLL Control Register
- •7.10.2 PASS PLL Device-Specific Information
- •7.10.3 PASS PLL Input Clock Electrical Data/Timing
- •7.11 DDR3 Memory Controller
- •7.11.1 DDR3 Memory Controller Device-Specific Information
- •7.11.2 DDR3 Memory Controller Electrical Data/Timing
- •7.12 I2C Peripheral
- •7.12.1 I2C Device-Specific Information
- •7.12.2 I2C Peripheral Register Description(s)
- •7.12.3 I2C Electrical Data/Timing
- •7.12.3.1 Inter-Integrated Circuits (I2C) Timing
- •7.13 SPI Peripheral
- •7.13.1 SPI Electrical Data/Timing
- •7.13.1.1 SPI Timing
- •7.14 HyperLink Peripheral
- •7.15 UART Peripheral
- •7.16 PCIe Peripheral
- •7.17 Packet Accelerator
- •7.18 Security Accelerator
- •7.19 Ethernet MAC (EMAC)
- •7.20 Management Data Input/Output (MDIO)
- •7.21 Timers
- •7.21.1 Timers Device-Specific Information
- •7.21.2 Timers Electrical Data/Timing
- •7.22 Rake Search Accelerator (RSA)
- •7.23 Enhanced Viterbi-Decoder Coprocessor (VCP2)
- •7.24 Third-Generation Turbo Decoder Coprocessor (TCP3d)
- •7.25 Turbo Encoder Coprocessor (TCP3e)
- •7.26 Bit Rate Coprocessor (BCP)
- •7.27 Serial RapidIO (SRIO) Port
- •7.28 General-Purpose Input/Output (GPIO)
- •7.28.1 GPIO Device-Specific Information
- •7.28.2 GPIO Electrical Data/Timing
- •7.29 Semaphore2
- •7.30 Antenna Interface Subsystem 2
- •7.33 FFTC
- •7.34 Emulation Features and Capability
- •7.34.1 Advanced Event Triggering (AET)
- •7.34.2 Trace
- •7.34.2.1 Trace Electrical Data/Timing
- •7.34.3 IEEE 1149.1 JTAG
- •7.34.3.1 IEEE 1149.1 JTAG Compatibility Statement
- •7.34.3.2 JTAG Electrical Data/Timing
- •8 Mechanical Data
- •8.1 Packaging Information
- •8.2 Package CYP
TMS320TCI6618
Communications Infrastructure KeyStone SoC
www.ti.com |
SPRS688—February 2011 |
|
3.3.10 Power State Control (PWRSTATECTL) Register
The PWRSTATECTL register is controlled by the software to indicate the power-saving mode. ROM code reads this register to differentiate between the various power saving modes. This register is cleared only by POR and will survive all other device resets. See the Hardware Design Guide for KeyStone Devices in‘‘Related Documentation from Texas Instruments’’ on page 59 for more information. The Power State Control Register is shown in Figure 3-9 and described in Table 3-11.
Figure 3-9 Power State Control Register (PWRSTATECTL)
31 |
3 |
2 |
1 |
0 |
|
|
|
|
|
GENERAL_PURPOSE |
|
HIBERNATION_MODE |
HIBERNATION |
STANDBY |
|
|
|
|
|
RW, +0000 0000 0000 0000 0000 0000 0000 0 |
|
RW,+0 |
RW,+0 |
RW,+0 |
Legend: RW = Read/Write; -n = value after reset |
|
|
|
|
Table 3-11 |
Power State Control Register (PWRSTATECTL) Field Descriptions |
|||
|
|
|
|
|
Bit |
Field |
|
Description |
|
31-3 |
GENERAL_PURPOSE |
Used to provide a start address for execution out of the hibernation modes. See the Bootloader for the C66x DSP User |
||
|
|
|
Guide in ‘‘Related Documentation from Texas Instruments’’ on page 59. |
|
|
|
|
||
2 |
HIBERNATION_MODE |
Indicates whether the device is in hibernation mode 1 or mode 2. |
||
|
|
|
0 |
= Hibernation mode 1 |
|
|
|
1 |
= Hibernation mode 2 |
|
|
|
||
1 |
HIBERNATION |
Indicates whether the device is in hibernation mode or not. |
||
|
|
|
0 |
= Not in hibernation mode |
|
|
|
1 |
= Hibernation mode |
|
|
|
||
0 |
STANDBY |
Indicates whether the device is in standby mode or not. |
||
|
|
|
0 |
= Not in standby mode |
|
|
|
1 |
= Standby mode |
|
|
|
|
|
End of Table 3-11 |
|
|
||
|
|
|
|
|
3.3.11 NMI Even Generation to CorePac (NMIGRx) Register
NMIGRx registers are used for generating NMI events to the corresponding CorePac. The TCI6618 has
four NMIGRx registers (NMIGR0 through NMIGR3). The NMIGR0 register generates an NMI event to CorePac0, the NMIGR1 register generates an NMI event to CorePac1, and so on. Writing a 1 to the NMIG field generates a NMI pulse. Writing a 0 has no effect and Reads return 0 and have no other effect. The NMI Even Generation to CorePac Register is shown in Figure 3-10 and described in Table 3-12.
Figure 3-10 |
NMI Generation Register (NMIGRx) |
|
|
31 |
|
1 |
0 |
|
|
|
|
|
GENERAL_PURPOSE |
|
NMIG |
|
|
|
|
|
R, +0000 0000 0000 0000 0000 0000 0000 000 |
|
RW,+0 |
Legend: RW = Read/Write; -n = value after reset |
|
|
ADVANCE INFORMATION
Copyright 2011 Texas Instruments Incorporated |
69 |
INFORMATION ADVANCE
TMS320TCI6618 |
|
|
||
Communications Infrastructure KeyStone SoC |
|
|||
SPRS688—February 2011 |
www.ti.com |
|||
|
|
|
|
|
Table 3-12 NMI Generation Register (NMIGRx) Field Descriptions |
|
|||
|
|
|
|
|
Bit |
Field |
|
Description |
|
31-1 |
Reserved |
Reserved |
|
|
|
|
|
|
|
0 |
NMIG |
Reads return 0 |
|
Writes:
0 = No effect
1 = Creates NMI pulse to the corresponding CorePac — CorePac0 for NMIGR0, etc.
End of Table 3-12
3.3.12 IPC Generation (IPCGRx) Registers
IPCGRx are the IPC interrupt generation registers to facilitate inter CorePac interrupts.
The TCI6618 has four IPCGRx registers (IPCGR0 through IPCGR3) registers. This can be used by external hosts or CorePacs to generate interrupts to other CorePacs. A write of 1 to IPCG field of IPCGRx register will generate an interrupt pulse to CorePacx (0 <= x <= 3).
These registers also provide a Source ID facility by which up to 28 different sources of interrupts can be identified. Allocation of source bits to source processor and meaning is entirely based on software convention. The register field descriptions are given in the following tables. Virtually anything can be a source for these registers as this is completely controlled by software. Any master that has access to BOOTCFG module space can write to these registers. The IPC Generation Register is shown in Figure 3-11 and described in Table 3-13.
Figure 3-11 IPC Generation Registers (IPCGRx)
31 |
30 |
29 |
28 |
27 |
8 |
7 |
6 |
5 |
4 |
3 |
1 |
0 |
SRCS27 |
SRCS26 |
SRCS25 |
SRCS24 |
SRCS23 – SRCS4 |
|
SRCS3 |
SRCS2 |
RCS1 |
SRCS0 |
Reserved |
IPCG |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
RW +0 (per bit field) |
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
|
R, +000 |
RW +0 |
Legend: R = Read only; RW = Read/Write; -n = value after reset |
|
|
|
|
|
|
|
|
Table 3-13 |
IPC Generation Registers (IPCGRx) Field Descriptions |
|||
|
|
|
|
|
Bit |
Field |
|
Description |
|
31-4 |
SRCSx |
|
Reads return current value of internal register bit. |
|
|
|
|
Writes: |
|
|
|
|
0 |
= No effect |
|
|
|
1 |
= Sets both SRCSx and the corresponding SRCCx. |
|
|
|
||
3-1 |
Reserved |
Reserved |
||
|
|
|
|
|
0 |
IPCG |
|
Reads return 0. |
|
|
|
|
Writes: |
|
|
|
|
0 |
= No effect |
|
|
|
1 |
= Creates an Inter-DSP interrupt. |
|
|
|
|
|
End of Table 3-13
3.3.13 IPC Acknowledgement (IPCARx) Registers
IPCARx are the IPC interrupt-acknowledgement registers to facilitate inter-CorePac core interrupts.
70 |
Copyright 2011 Texas Instruments Incorporated |
TMS320TCI6618
Communications Infrastructure KeyStone SoC
www.ti.com |
SPRS688—February 2011 |
|
The TCI6618 has four IPCARx (IPCAR0 through IPCAR3) registers. These registers also provide a Source ID facility by which up to 28 different sources of interrupts can be identified. Allocation of source bits to source processor and meaning is entirely based on software convention. The register field descriptions are given in the following tables. Virtually anything can be a source for these registers as this is completely controlled by software. Any master that has access to BOOTCFG module space can write to these registers. The IPC Acknowledgement Register is shown in Figure 3-12 and described in Table 3-14.
Figure 3-12 IPC Acknowledgement Registers (IPCARx)
31 |
30 |
29 |
28 |
27 |
8 |
7 |
6 |
5 |
4 |
3 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
SRCC27 |
SRCC26 |
SRCC25 |
SRCC24 |
SRCC23 – SRCC4 |
|
SRCC3 |
SRCC2 |
RCC1 |
SRCC0 |
|
Reserved |
|
|
|
|
|
|
|
|
|
|
|
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
RW +0 (per bit field) |
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
|
R, +0000 |
Legend: R = Read only; RW = Read/Write; -n = value after reset |
|
|
|
|
|
|
|
Table 3-14 |
IPC Acknowledgement Registers (IPCARx) Field Descriptions |
|||
|
|
|
|
|
Bit |
Field |
|
Description |
|
31-4 |
SRCCx |
|
Reads return current value of internal register bit. |
|
|
|
|
Writes: |
|
|
|
|
0 |
= No effect |
|
|
|
1 |
= Clears both SRCCx and the corresponding SRCSx |
|
|
|
||
3-0 |
Reserved |
Reserved |
||
|
|
|
|
|
End of Table 3-14 |
|
|
||
|
|
|
|
|
3.3.14 IPC Generation Host (IPCGRH) Register
IPCGRH register is provided to facilitate host CPU interrupt. Operation and use of IPCGRH is the same as other IPCGR registers. Interrupt output pulse created by IPCGRH is driven on a device pin, host interrupt/event output (HOUT).
The host interrupt output pulse should be stretched. It should be asserted for 4 bootcfg clock cycles (CPU/6) followed by a deassertion of 4 bootcfg clock cycles. Generating the pulse will result in 8 CPU/6 cycle pulse blocking window. Write to IPCGRH with IPCG bit (bit 0) set will only generate a pulse if they are beyond 8 CPU/6 cycle period. The IPC Generation Host Register is shown in Figure 3-13 and described in Table 3-15.
Figure 3-13 IPC Generation Registers (IPCGRH)
31 |
30 |
29 |
28 |
27 |
8 |
7 |
6 |
5 |
4 |
3 |
1 |
0 |
SRCS27 |
SRCS26 |
SRCS25 |
SRCS24 |
SRCS23 – SRCS4 |
|
SRCS3 |
SRCS2 |
RCS1 |
SRCS0 |
Reserved |
IPCG |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
RW +0 (per bit field) |
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
|
R, +000 |
RW +0 |
Legend: R = Read only; RW = Read/Write; -n = value after reset
ADVANCE INFORMATION
Copyright 2011 Texas Instruments Incorporated |
71 |
INFORMATION ADVANCE
TMS320TCI6618 |
|
|
|||
Communications Infrastructure KeyStone SoC |
|
||||
SPRS688—February 2011 |
www.ti.com |
||||
|
|
|
|
|
|
Table 3-15 |
IPC Generation Registers (IPCGRH) Field Descriptions |
|
|||
|
|
|
|
|
|
Bit |
|
Field |
|
Description |
|
31-4 |
SRCSx |
Reads return current value of internal register bit. |
|
||
|
|
|
|
Writes: |
|
|
|
|
|
0 = No effect |
|
|
|
|
|
1 = Sets both SRCSx and the corresponding SRCCx. |
|
|
|
|
|
||
3-1 |
Reserved |
Reserved |
|
||
|
|
|
|
|
|
0 |
IPCG |
|
|
Reads return 0. |
|
Writes:
0 = No effect
1 = Creates an interrupt pulse on device pin (host interrupt/event output in HOUT pin)
End of Table 3-15
3.3.15 IPC Acknowledgement Host (IPCARH) Register
IPCARH registers are provided to facilitate host CPU interrupt. Operation and use of IPCARH is the same as other IPCAR registers. The IPC Acknowledgement Host Register is shown in Figure 3-14 and described in Table 3-16.
Figure 3-14 IPC Acknowledgement Register (IPCARH)
31 |
30 |
29 |
28 |
27 |
8 |
7 |
6 |
5 |
4 |
3 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
SRCC27 |
SRCC26 |
SRCC25 |
SRCC24 |
SRCC23 – SRCC4 |
|
SRCC3 |
SRCC2 |
RCC1 |
SRCC0 |
|
Reserved |
|
|
|
|
|
|
|
|
|
|
|
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
RW +0 (per bit field) |
|
RW +0 |
RW +0 |
RW +0 |
RW +0 |
|
R, +0000 |
Legend: R = Read only; RW = Read/Write; -n = value after reset |
|
|
|
|
|
|
|
Table 3-16 |
IPC Acknowledgement Register (IPCARH) Field Descriptions |
|||
|
|
|
|
|
Bit |
|
Field |
Description |
|
31-4 |
SRCCx |
Reads return current value of internal register bit. |
||
|
|
|
Writes: |
|
|
|
|
0 |
= No effect |
|
|
|
1 |
= Clears both SRCCx and the corresponding SRCSx |
|
|
|
||
3-0 |
Reserved |
Reserved |
||
|
|
|
|
|
End of Table 3-16 |
|
|
||
|
|
|
|
|
3.3.16 Timer Input Selection Register (TINPSEL)
Timer input selection is handled within the control register TINPSEL. The Timer Input Selection Register is shown in Figure 3-15 and described in Table 3-17.
Figure 3-15 Timer Input Selection Register (TINPSEL)
31 |
16 |
15 |
14 |
13 |
12 |
11 |
10 |
9 |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
Reserved |
TINPHSEL7 |
TINPLSEL7 |
TINPHSEL6 |
TINPLSEL6 |
|
TINPHSEL5 |
TINPLSEL5 |
TINPHSEL4 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0 |
RW, +1 |
RW, +0 |
RW, +1 |
RW, +0 |
|
RW, +1 |
RW, +0 |
RW, +1 |
|
8 |
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
TINPLSEL4 |
|
TINPHSEL3 |
TINPLSEL3 |
TINPHSEL2 |
TINPLSEL2 |
TINPHSEL1 |
|
TINPLSEL1 |
TINPHSEL0 |
TINPLSEL0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
RW, +0 |
|
RW, +1 |
RW, +0 |
RW, +1 |
RW, +0 |
RW, +1 |
|
RW, +1 |
RW, +1 |
RW, +0 |
|
Legend: R = Read only; RW = Read/Write; -n = value after reset |
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
72 |
|
|
|
|
|
|
Copyright 2011 Texas Instruments Incorporated |
|
|
|
TMS320TCI6618 |
|
|
|
Communications Infrastructure KeyStone SoC |
www.ti.com |
|
SPRS688—February 2011 |
|
|
|
||
Table 3-17 |
Timer Input Selection Field Description (TINPSEL) |
||
|
|
|
|
Bit |
Field |
|
Description |
31-16 |
Reserved |
|
Reserved |
|
|
|
|
15 |
TINPHSEL7 |
Input select for TIMER7 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
14 |
TINPLSEL7 |
Input select for TIMER7 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
13 |
TINPHSEL6 |
Input select for TIMER6 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
12 |
TINPLSEL6 |
Input select for TIMER6 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
11 |
TINPHSEL5 |
Input select for TIMER5 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
10 |
TINPLSEL5 |
Input select for TIMER5 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
9 |
TINPHSEL4 |
Input select for TIMER4 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
8 |
TINPLSEL4 |
Input select for TIMER4 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
7 |
TINPHSEL3 |
Input select for TIMER3 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
6 |
TINPLSEL3 |
Input select for TIMER3 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
5 |
TINPHSEL2 |
Input select for TIMER2 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
4 |
TINPLSEL2 |
Input select for TIMER2 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
3 |
TINPHSEL1 |
Input select for TIMER1 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
2 |
TINPLSEL1 |
Input select for TIMER1 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
1 |
TINPHSEL0 |
Input select for TIMER0 high. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
0 |
TINPLSEL0 |
Input select for TIMER0 low. |
|
|
|
|
0 = TIMI0 |
|
|
|
1 = TIMI1 |
|
|
|
|
End of Table 3-17 |
|
||
|
|
|
|
ADVANCE INFORMATION
Copyright 2011 Texas Instruments Incorporated |
73 |