- •Navigating This Book
- •Table of Contents
- •Introduction
- •The History of Programmable Logic
- •Complex Programmable Logic Devices (CPLDs)
- •Why Use a CPLD?
- •Field Programmable Gate Arrays (FPGAs)
- •Design Integration
- •The Basic Design Process
- •HDL File Change Example
- •Before (16 x 16 multiplier):
- •After (32 x 32 multiplier):
- •Intellectual Property (IP) Cores
- •Design Verification
- •Xilinx Solutions
- •Introduction
- •Xilinx Devices
- •Platform FPGAs
- •Virtex FPGAs
- •Virtex-II Pro FPGAs
- •Virtex FPGAs
- •Spartan FPGAs
- •Spartan-3 FPGAs
- •Spartan-IIE FPGAs
- •Spartan-IIE Architectural Features
- •Xilinx CPLDs
- •XC9500 ISP CPLD Overview
- •XC9500XL 3.3V Family
- •XC9500XV 2.5V CPLD Family
- •CoolRunner Low-Power CPLDs
- •CoolRunner-II CPLDs
- •CoolRunner Reference Designs
- •Military and Aerospace
- •Automotive and Industrial
- •Design Tools
- •Design Entry
- •Synthesis
- •Implementation and Configuration
- •Board-Level Integration
- •Verification Technologies
- •Advanced Design Techniques
- •Embedded SW Design Tools Center
- •Xilinx IP Cores
- •Web-Based Information Guide
- •End Markets
- •Silicon Products and Solutions
- •Design Resources
- •System Resources
- •Xilinx Online (IRL)
- •Configuration Solutions
- •Processor Central
- •Tools and Partnerships
- •Memory Corner
- •Silicon
- •Design Tools and Boards
- •Technical Literature and Training
- •Connectivity Central
- •High-Speed Design Resources
- •Signal Integrity Tools
- •Partnerships
- •Signal Integrity
- •Services
- •Xilinx Design Services
- •Education Services
- •Live E-Learning Environment
- •Day Segment Courses
- •Computer-Based Training (CBT)
- •University Program
- •Design Consultants
- •Technical Support
- •Module Descriptions
- •WebPACK Design Suite
- •WebPACK Design Entry
- •WebPACK StateCAD
- •WebPACK MXE Simulator
- •WebPACK HDL Bencher Tool
- •WebPACK FPGA Implementation Tools
- •WebPACK CPLD Implementation Tools
- •WebPACK iMPACT Programmer
- •WebPACK ChipViewer
- •XPower
- •WebPACK CD-ROM Installation
- •Getting Started
- •Licenses
- •Projects
- •Summary
- •Introduction
- •Design Entry
- •The Language Template
- •Close the Language Templates
- •Edit the Counter Module
- •Save the Counter Module
- •Functional Simulation
- •State Machine Editor
- •Top-Level VHDL Designs
- •Top-Level Schematic Designs
- •ECS Hints
- •I/O Markers
- •Implementing CPLDs
- •Introduction
- •Synthesis
- •Constraints Editor
- •CPLD Reports
- •Timing Simulation
- •Configuration
- •Implementing FPGAs
- •Introduction
- •Synthesis
- •The Constraints File
- •FPGA Reports
- •Programming
- •Summary
- •Design Reference Bank
- •Introduction
- •Get the Most out of Microcontroller-Based Designs
- •Conventional Stepper Motor Control
- •Using a Microcontroller to Control a Stepper Motor
- •Stepper Motor Control Using a CPLD
- •PC-Based Motor Control
- •Design Partitioning
- •Conclusion
- •Documentation and Example Code
- •Website Reference
- •ACRONYMS
- •GLOSSARY OF TERMS
|
|
|
|
|
|
XILINX SOLUTIONS |
|
|
|
|
|
|
|
|
TABLE 2-6: |
IQ TEMPERATURE RANGE |
|
|
||
|
|
|
|
|
|
|
|
Product |
|
Temperature Grade/Range (ºC) |
|||
|
|
|
|
|
|
|
|
Group |
|
C |
|
I |
Q |
|
|
|
|
|||
|
|
|
|
|
|
|
|
FPGA |
|
Tj = 0 to +85 |
|
Tj = -40 to +100 |
Tj = -40 to +125 |
|
|
|
|
|
|
|
|
CPLD |
|
Ta = 0 to +70 |
|
Ta = -40 to +85 |
Ta = -40 to +125 |
|
|
|
|
|
|
|
|
TABLE 2-7: AVAILABLE IQ DEVICES IN EXTENDED TEMPERATURE |
|||||
|
|
|
||||
|
IQ Device Family |
Densities |
||||
|
|
|
||||
|
Spartan XL (3.3V) |
15k gates to 40k gates |
||||
|
|
|
||||
|
XC9500XL (3.3V) |
36 and 72 macrocells |
||||
|
|
|
||||
|
CoolRunner XPLA3 (3.3V) |
32 to 512 macrocells |
||||
|
|
|
||||
|
Spartan-II (2.5V) |
15k gates to 200k gates |
||||
|
|
|
||||
|
CoolRunner-II (1.8V) |
32 to 512 macrocells |
||||
|
|
|
||||
|
Spartan-IIE (1.8V) |
50k gates to 600k gates |
||||
|
|
|
||||
|
XC9500 (5V) |
36 and 72 macrocells |
||||
|
|
|
|
|
|
|
Design Tools
Programmable logic design has entered an era in which device densities are measured in the millions of gates, and system performance is measured in hundreds of megahertz. Given these system complexities, the critical success factor in the creation of a design is your productivity.
Xilinx offers complete electronic design tools that enable the implementation of designs in Xilinx PLDs. These development solutions combine powerful technology with a flexible, easy-to-use graphical interface to help you achieve the best possible designs within your project schedule – regardless of your experience level.
The “Design Tools Center” web pages cover both the Xilinx ISE tools suite as well as design tools from our software partners. It is arranged by the following topics:
DESIGN ENTRY
ISE software greatly improves your time to market and productivity by accelerating the design entry process.
ISE tools support today’s most popular methods for design capture, including HDL and schematic entry, integration of IP cores, and robust support for reuse of your own IP.
Xilinx • 73
PROGRAMMABLE LOGIC DESIGN: QUICK START HANDBOOK • CHAPTER 2
This rich mixture of design entry capabilities provides the easiest-to-use design environment available today for all logic design.
SYNTHESIS
ISE advanced HDL synthesis engines produce optimized results for PLD synthesis, one of the most essential steps in your design methodology. It takes your conceptual HDL design definition and generates a logical or physical representation for the targeted silicon device.
A state-of-the-art synthesis engine is required to produce highly optimized results with a fast compile and turnaround time.
To meet this requirement, the synthesis engine must be tightly integrated with the physical implementation tool and proactively meet design timing requirements by driving the placement in the physical device.
In addition, cross probing between the physical design report and the HDL design code further enhances the turnaround time.
Xilinx ISE software provides seamless integration with leading synthesis engines from Mentor Graphics, Exemplar, Synopsys, and Synplicity.
The ISE product also includes Xilinx proprietary synthesis technology, or XST. With just the push of a button, you can start any leading synthesis engine within ISE. You can even use multiple synthesis engines to obtain the most optimized result of your programmable logic design.
IMPLEMENTATION AND CONFIGURATION
Programmable logic design implementation assigns the logic created during design entry and synthesis into specific physical resources.
The term "place and route" has historically been used to describe the implementation process for FPGA devices, while "fitting" has been used for CPLDs.
Implementation is followed by device configuration, where a bitstream is generated from the physical place and route information and downloaded into the target PLD.
To ensure that you get your product to market quickly, Xilinx ISE software provides several key technologies required for design implementation, including:
•Ultra-fast runtimes enable multiple "turns" per day
•ProActive Timing Closure drives high-performance results
•Timing-driven place and route combined with push-button ease.
BOARD-LEVEL INTEGRATION
ISE software provides intensive support to help you ensure your programmable logic design works within the context of the entire system.
Xilinx • 74
XILINX SOLUTIONS
Xilinx understands critical issues such as complex board layout, signal integrity, high-speed bus interface, high-performance I/O bandwidth, and electromagnetic interference for system-level designers.
To ease the these challenges, ISE software provides support to all Xilinx leading FPGA technologies:
•XCITE
•Digital clock management for system timing
•EMI control management for electromagnetic interference
•Complete pin configurations
•Packaging information for board-level integration
•ISE board-level verification
•IBIS models
•Stamp models
•LMG models
•ChipScope™ ILA.
VERIFICATION TECHNOLOGIES
ISE software includes verification support at all stages of your design, from design entry to board-level integration.
Static Verification
Static verification tools allow you to verify your design without requiring the creation of lengthy test vectors. Verification can be exhaustive or selective, allowing you to rapidly detect implementation errors in advance.
Static verification tools also deliver extensive diagnosis and debug capabilities. The following static verification tools are supported:
•Constraints Editor
•Delay Calculator
•Trace
•Timing Analyzer
•Prime Time
•XPower
•Formality
•Conformal™ LEC
•DRC
•Chip Viewer.
Xilinx • 75
PROGRAMMABLE LOGIC DESIGN: QUICK START HANDBOOK • CHAPTER 2
Dynamic Verification
You can save time by using dynamic verification to intercept logical or HDL-based errors early in the design cycle. By exposing a design to realistic and extensive stimuli, you can find many functional problems at this stage.
The following dynamic verification tools are supported:
•HDL Bencher™
•ModelSim XE
•StateBench
•HDL Simulation Libraries.
Debug Verification
Debug verification tools speed up the process of viewing, identifying, and correcting design problems at different stages of the design cycle.
Debug verification includes the ability to view, “live,” all internal signals and nodes within an FPGA. These tools can also assist in HDL-based designs by checking coding style for optimum performance.
The following debug verification tools are supported:
•LEDA
•FPGA Editor Probe
•ChipScope ILA
•ChipScope Pro.
Board-Level Verification
Using board-level verification tools ensures that your design performs as intended once integrated with the rest of the system.
The Xilinx ISE environment supports the following board-level verification tools:
•IBIS Models
•Tau
•BLAST
•Stamp Models
•Impact.
ADVANCED DESIGN TECHNIQUES
As your FPGA requirements grow, your design problems can change. High-density design environments mean multiple teams working through distributed nodes on the same project, across the aisle or in different parts of the world.
ISE software’s advanced design options are targeted at making high-den- sity designs as easy to realize as the smallest glue logic.
Xilinx • 76