TMS320C6203B

FIXED POINT DIGITAL SIGNAL PROCESSOR

SPRS086K – JANUARY 1999 – REVISED APRIL 2003

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 56)

 

 

 

 

 

 

 

-250

 

 

NO.

 

 

 

 

 

 

-300

 

UNIT

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MIN

MAX

 

 

 

 

 

 

 

 

 

 

 

1

tc(TCK)

Cycle time, TCK

35

 

ns

3

tsu(TDIV-TCKH)

 

 

 

 

 

 

 

 

Setup time, TDI/TMS/TRST

valid before TCK high

11

 

ns

4

th(TCKH-TDIV)

 

 

 

9

 

ns

Hold time, TDI/TMS/TRST

valid after TCK high

 

switching characteristics over recommended operating conditions for JTAG test port (see Figure 56)

 

 

-250

 

NO.

PARAMETER

-300

UNIT

 

 

 

 

MIN

 

MAX

2

td(TCKL-TDOV) Delay time, TCK low to TDO valid

–4.5

 

13.5 ns

 

1

 

 

 

 

TCK

 

 

 

 

2

 

2

 

 

TDO

 

 

 

 

 

4

 

 

 

 

3

 

 

TDI/TMS/TRST

Figure 56. JTAG Test-Port Timing

96

POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443

Соседние файлы в папке MAZ-DOD-MAT-2012