Добавил:
Upload
Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз:
Предмет:
Файл:
X
- •Table of Contents
- •REVISION HISTORY
- •GNZ, GLS, and GNY BGA packages (bottom view)
- •description
- •device characteristics
- •functional and CPU (DSP core) block diagram
- •CPU (DSP core) description
- •memory map summary
- •peripheral register descriptions
- •DMA synchronization events
- •interrupt sources and interrupt selector
- •signal groups description
- •Signal Descriptions
- •development support
- •Software Development Tools:
- •Hardware Development Tools:
- •device and development-support tool nomenclature
- •TMDX
- •TMDS
- •documentation support
- •clock PLL
- •power-supply sequencing
- •system-level design considerations
- •power-supply design considerations
- •IEEE 1149.1 JTAG compatibility statement
- •recommended operating conditions
- •PARAMETER MEASUREMENT INFORMATION
- •signal transition levels
- •timing parameters and board routing analysis
- •INPUT AND OUTPUT CLOCKS
- •ASYNCHRONOUS MEMORY TIMING
- •SYNCHRONOUS-BURST MEMORY TIMING
- •SYNCHRONOUS DRAM TIMING
- •RESET TIMING
- •EXTERNAL INTERRUPT TIMING
- •EXPANSION BUS SYNCHRONOUS FIFO TIMING
- •EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING
- •EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING
- •EXPANSION BUS ASYNCHRONOUS HOST-PORT TIMING
- •XHOLD/XHOLDA TIMING
- •MULTICHANNEL BUFFERED SERIAL PORT TIMING
- •timing requirements for FSR when GSYNC = 1 (see Figure 48)
- •DMAC, TIMER, POWER-DOWN TIMING
- •JTAG TEST-PORT TIMING
- •timing requirements for JTAG test port (see Figure 56)
- •MECHANICAL DATA
- •thermal resistance characteristics (S-PBGA package)
- •thermal resistance characteristics (S-PBGA package)
- •thermal resistance characteristics (S-PBGA package)
- •IMPORTANT NOTICE
TMS320C6203B
FIXED POINT DIGITAL SIGNAL PROCESSOR
SPRS086K – JANUARY 1999 – REVISED APRIL 2003
JTAG TEST-PORT TIMING
timing requirements for JTAG test port (see Figure 56)
|
|
|
|
|
|
|
-250 |
|
|
NO. |
|
|
|
|
|
|
-300 |
|
UNIT |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
MIN |
MAX |
|
|
|
|
|
|
|
|
|
|
|
1 |
tc(TCK) |
Cycle time, TCK |
35 |
|
ns |
||||
3 |
tsu(TDIV-TCKH) |
|
|
|
|
|
|
|
|
Setup time, TDI/TMS/TRST |
valid before TCK high |
11 |
|
ns |
|||||
4 |
th(TCKH-TDIV) |
|
|
|
9 |
|
ns |
||
Hold time, TDI/TMS/TRST |
valid after TCK high |
|
switching characteristics over recommended operating conditions for JTAG test port (see Figure 56)
|
|
-250 |
|
|
NO. |
PARAMETER |
-300 |
UNIT |
|
|
|
|||
|
|
MIN |
|
MAX |
2 |
td(TCKL-TDOV) Delay time, TCK low to TDO valid |
–4.5 |
|
13.5 ns |
|
1 |
|
|
|
|
TCK |
|
|
|
|
2 |
|
2 |
|
|
TDO |
|
|
|
|
|
4 |
|
|
|
|
3 |
|
|
TDI/TMS/TRST
Figure 56. JTAG Test-Port Timing
96 |
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 |
Соседние файлы в папке MAZ-DOD-MAT-2012