TMS320C6203B

FIXED POINT DIGITAL SIGNAL PROCESSOR

SPRS086K – JANUARY 1999 – REVISED APRIL 2003

EXTERNAL INTERRUPT TIMING

timing requirements for interrupt response cycles(see Figure 30)

 

 

 

-250

 

 

NO.

 

 

-300

 

UNIT

 

 

 

 

 

 

 

MIN

MAX

 

 

 

 

 

 

 

2

tw(ILOW)

Width of the interrupt pulse low

2P

 

ns

3

tw(IHIGH)

Width of the interrupt pulse high

2P

 

ns

P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

switching characteristics over recommended operating conditions during interrupt response cycles†‡ (see Figure 30)

 

 

 

 

 

-250

 

 

NO.

 

 

PARAMETER

 

-300

 

UNIT

 

 

 

 

 

 

 

 

 

 

MIN

MAX

 

1

tR(EINTH – IACKH)

Response time, EXT_INTx high to IACK high

 

9P

 

ns

4

td(CKO2L-IACKV)

Delay time, CLKOUT2 low to IACK valid

 

–1.5

10

ns

5

td(CKO2L-INUMV)

Delay time, CLKOUT2 low to INUMx valid

 

–2.0

10

ns

6

td(CKO2L-INUMIV)

Delay time, CLKOUT2 low to INUMx invalid

 

–2.0

10

ns

P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

 

 

 

When CLKOUT2 is in half (1/2) mode (see CLKOUT2 in Signal Descriptions table), timings are based on falling edges .

 

 

 

 

 

1

 

 

 

 

 

CLKOUT2 (1/2)

 

 

 

 

 

 

 

2

3

 

 

 

 

 

 

 

 

 

 

 

 

EXT_INTx, NMI

 

 

 

 

 

 

 

Intr Flag

 

 

 

 

 

 

 

 

 

4

4

 

 

 

 

IACK

 

 

 

 

 

 

 

 

 

5

6

 

 

 

 

INUMx

 

Interrupt Number

 

 

 

Figure 30. Interrupt Timing

66

POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443

Соседние файлы в папке MAZ-DOD-MAT-2012