Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / sdfuser.pdf
Скачиваний:
435
Добавлен:
05.06.2015
Размер:
823.99 Кб
Скачать

SDF Annotator Guide

Valid and Invalid Interconnect Combinations

Figure B-23 Inout (same) -> Inout (lower) with XL Fanout; Single or No Driver

Inout

Inout

Hierarchical Level

Optional Hierarchical Levels

INSTANCE Cell

A MIPD is placed on the destination port. However, if you specify the +transport_int_delays plus option, then SITD is placed on the net.

Figure B-24 Inout (same) -> Inout (lower) with XL Fanout; Multiple Drivers

Inout

Inout

Hierarchical Level

Optional Hierarchical Levels

INSTANCE Cell

A MIPD is placed on the destination port. However, if you specify the

+multisource_int_delays plus option a MITD is placed on the destination port.

Invalid Interconnect Combinations

The following table shows the combinations that are illegal or unsupported.

Source Port

Driver

Destination Port

Fanout

 

 

 

 

Output (lower)

Single

Output (lower)

Yes and No

January 2001

115

Product Version 3.2

SDF Annotator Guide

Valid and Invalid Interconnect Combinations

Source Port

Driver

Destination Port

Fanout

 

 

 

 

Output (lower)

Multiple

Output (lower)

Yes and No

 

 

 

 

Output (same)

Single

Output (lower)

Yes and No

 

 

 

 

Output (same)

Single

Output (same)

Yes and No

 

 

 

 

Output (same)

Single

Input (lower)

Yes and No

 

 

 

 

Output (same)

Single

Input (same)

Yes and No

 

 

 

 

Output (same)

Single

Inout (lower)

Yes and No

 

 

 

 

Output (same)

Single

Inout (same)

Yes and No

 

 

 

 

Output (same)

Multiple

Output (lower)

Yes and No

 

 

 

 

Output (same)

Multiple

Output (same)

Yes and No

 

 

 

 

Output (same)

Multiple

Input (lower)

Yes and No

 

 

 

 

Output (same)

Multiple

Input (same)

Yes and No

 

 

 

 

Output (same)

Multiple

Inout (lower)

Yes and No

 

 

 

 

Output (same)

Multiple

Inout (same)

Yes and No

 

 

 

 

Input (lower)

Single

Output (lower)

Yes and No

 

 

 

 

Input (lower)

Single

Output (same)

Yes and No

 

 

 

 

Input (lower)

Single

Input (lower)

Yes and No

 

 

 

 

Input (lower)

Single

Input (same)

Yes and No

 

 

 

 

Input (lower)

Single

Inout (lower)

Yes and No

 

 

 

 

Input (lower)

Single

Inout (same)

Yes and No

 

 

 

 

Input (lower)

Multiple

Output (lower)

Yes and No

 

 

 

 

Input (lower)

Multiple

Output (same)

Yes and No

 

 

 

 

Input (lower)

Multiple

Input (lower)

Yes and No

 

 

 

 

Input (lower)

Multiple

Input (same)

Yes and No

 

 

 

 

Input (lower)

Multiple

Inout (lower)

Yes and No

 

 

 

 

Input (lower)

Multiple

Inout (same)

Yes and No

 

 

 

 

Input (same)

Single

Output (lower)

Yes and No

 

 

 

 

Input (same)

Single

Output (same)

Yes and No

January 2001

116

Product Version 3.2

SDF Annotator Guide

Valid and Invalid Interconnect Combinations

Source Port

Driver

Destination Port

Fanout

 

 

 

 

Input (same)

Single

Input (lower)

No

 

 

 

 

Input (same)

Single

Input (same)

Yes and No

 

 

 

 

Input (same)

Single

Inout (same)

Yes and No

 

 

 

 

Input (same)

Multiple

Output (lower)

Yes and No

 

 

 

 

Input (same)

Multiple

Output (same)

Yes and No

 

 

 

 

Input (same)

Multiple

Input (lower)

No

 

 

 

 

Input (same)

Multiple

Input (same)

Yes and No

 

 

 

 

Input (same)

Multiple

Inout (same)

Yes and No

 

 

 

 

Inout (lower)

Single

Output (lower)

Yes and No

 

 

 

 

Input (same)

Single

Input (same)

Yes and No

 

 

 

 

Input (same)

Multiple

Output (lower)

Yes and No

 

 

 

 

Input (same)

Multiple

Input (same)

Yes and No

 

 

 

 

Inout (same)

Single

Output (lower)

Yes and No

 

 

 

 

Inout (same)

Single

Output (same)

Yes and No

 

 

 

 

Inout (same)

Single

Input (lower)

No

 

 

 

 

Inout (same)

Single

Input (same)

Yes and No

 

 

 

 

Inout (same)

Single

Inout (lower)

No

 

 

 

 

Inout (same)

Single

Inout (same)

Yes and No

 

 

 

 

Inout (same)

Multiple

Output (lower)

Yes and No

 

 

 

 

Inout (same)

Multiple

Output (same)

Yes and No

 

 

 

 

Inout (same)

Multiple

Input (lower)

No

 

 

 

 

Inout (same)

Multiple

Input (same)

Yes and No

 

 

 

 

Inout (same)

Multiple

Inout (lower)

No

 

 

 

 

Inout (same)

Multiple

Inout (same)

Yes and No

 

 

 

 

January 2001

117

Product Version 3.2

Соседние файлы в папке dsd-07=Verilog