
- •1 Features
- •2 Applications
- •3 Description
- •Table of Contents
- •4 Revision History
- •5 Device Family
- •6 Pin Configuration and Functions
- •7 Specifications
- •7.1 Absolute Maximum Ratings
- •7.2 Handling Ratings
- •7.3 Recommended Operating Conditions
- •7.4 Thermal Information
- •7.5 Electrical Characteristics
- •7.6 Timing Requirements
- •7.7 Typical Characteristics
- •8 Parametric Measurement Information
- •8.1 Timing Diagrams
- •9 Detailed Description
- •9.1 Overview
- •9.2 Functional Block Diagram
- •9.3 Feature Description
- •9.3.1 Analog Input
- •9.3.2 Power Saving
- •9.3.3 Digital Output
- •9.3.4 SCLK Input
- •9.4 Device Functional Modes
- •9.4.1 CS Mode for a 3-Wire Interface
- •9.4.1.1 3-Wire CS Mode Without a Busy Indicator
- •9.4.1.2 3-Wire CS Mode With a Busy Indicator
- •9.4.2 CS Mode for a 4-Wire Interface
- •9.4.2.1 4-Wire CS Mode Without a Busy Indicator
- •9.4.2.2 4-Wire CS Mode With a Busy Indicator
- •9.4.3 Daisy-Chain Mode
- •9.4.3.1 Daisy-Chain Mode Without a Busy Indicator
- •9.4.3.2 Daisy-Chain Mode With a Busy Indicator
- •10 Application and Implementation
- •10.1 Application Information
- •10.1.1 ADC Reference Driver
- •10.1.1.1 Reference Driver Circuit
- •10.1.2 ADC Input Driver
- •10.1.2.1 Input Amplifier Selection
- •10.1.2.2 Antialiasing Filter
- •10.2 Typical Application
- •10.2.1 Design Requirements
- •10.2.2 Detailed Design Procedure
- •10.2.3 Application Curve
- •11 Power-Supply Recommendations
- •12 Layout
- •12.1 Layout Guidelines
- •12.2 Layout Example
- •13 Device and Documentation Support
- •13.1 Documentation Support
- •13.1.1 Related Documentation
- •13.2 Trademarks
- •13.3 Electrostatic Discharge Caution
- •13.4 Glossary
- •14 Mechanical, Packaging, and Orderable Information

ADS8339
SBAS677A –JUNE 2014–REVISED OCTOBER 2014 |
www.ti.com |
10.2 Typical Application
This section describes a typical application circuit using the ADS8339. The circuit is optimized to derive the best ac performance. For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams.
|
|
|
20 k: |
|
|
Reference Drive Circuit |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
1 PF |
|
|
|
|
|
|
- |
|
|
|
|
|
|
|
THS4281 |
1 k: |
|
- |
|
|
AVDD |
|
|
+ |
|
|
|
|
|
|
|
|
+ |
|
OPA333 |
1 k: |
REF5045 |
|||
0.2 : |
|
|
|
+ |
|
|
|
|
|
|
1 PF |
+ |
|
Vout |
Vin |
||
|
|
|
|
|
||||
|
AVDD |
|
|
|
||||
|
|
AVDD |
|
|
|
|||
10 PF |
|
|
|
1 PF |
|
1 PF |
||
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
GND |
1 k: |
1 k: |
|
Input Driver |
|
|
|
16-Bit, 250-kSPS |
|
|
|
|
|
|
|
AVDD |
|
SAR ADC |
|
|
|
|
|
|
|
|
|
|
AVDD |
|
|
|
|
|
|
|
VIN |
+ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- |
|
4.7 : |
|
REFIN |
AVDD |
|
|
|
OPA836 |
|
|
|
|
|||
|
|
|
IN+ |
CONVST |
|
|
||
|
|
|
|
V+ |
|
|
|
|
|
+ |
|
10 nF |
|
Device |
|
|
|
|
|
|
|
|
|
VCM |
|
IN |
CONVST |
|
|
GND |
|||
4.7 |
: |
|||
|
|
Figure 61. Single-Ended Input DAQ Circuit for Lowest Distortion and Noise at 250 kSPS
10.2.1 Design Requirements
The application circuit for the ADS8339 (as shown in Figure 61) is optimized for lowest distortion and noise for a 10-kHz input signal to achieve:
•–106-dB THD and 93-dB SNR at a maximum specified throughput of 250 kSPS.
10.2.2 Detailed Design Procedure
In the application circuit, the input signal is processed through a high-bandwidth, low-distortion, inverting amplifier and a low-pass RC filter before being fed to the ADC.
The reference driver circuit illustrated in Figure 59 generates 4.5 V dc using a single 5-V supply. This circuit is suitable to drive the reference at sampling rates of up to 250 kSPS. To keep the noise low, a high-precision REF5045 is used. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.
The reference buffer is designed in a composite architecture to achieve superior dc and ac performance at reduced power consumption. The low output impedance makes the THS4281 a good choice for driving large capacitive loads that regulate the voltage at the reference input pin of the ADC. The high offset and drift specifications of the THS4281 are corrected by using a dc-correcting amplifier (such as the OPA333) inside the feedback loop.
For the input driver, as a rule of thumb, the distortion of the amplifier must be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the driver in an inverting gain configuration. This configuration also eliminates the need for an amplifier that supports rail-to- rail input. The OPA836 is a good choice for an input driver because of its low-power consumption and exceptional ac performance (such as low distortion and high bandwidth).
Finally, the components of the antialiasing filter are chosen such that the noise from the front-end circuit is kept low without adding distortion to the input signal.
30 |
Submit Documentation Feedback |
Copyright © 2014, Texas Instruments Incorporated |
Product Folder Links: ADS8339