Добавил:

Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Национальный университет Львовская политехника

Предмет:

Файл:

Аналіз обчислювальної похибки при виконанні базових операцій алгоритмів цифрової обробки сигналів. Обчислення математичних функцій роектування комп’ютерних засобів обробки сигналів та зображень Ваврук. Лаби для 13 групи / MAZ / MAZ-DOD-MAT-2012 / tms320c6720.pdf

Скачиваний:

Добавлен:

12.02.2016

Размер:

1.12 Mб

Скачать

☆

<<< < Предыдущая 6 7 8 9 10 11 12 13 14 15 16 1718 / 3018 19 20 21 22 23 24 25 26 27 28 29 30 > Следующая >>>

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720

Floating-Point Digital Signal Processors

www.ti.com

SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007

4.11.3 EMIF Electrical Data/Timing

Table 4-5 through Table 4-10 assume testing over recommended operating conditions (see Figure 4-7 through Figure 4-13).

Table 4-5. 100-MHz EMIF SDRAM Interface Timing Requirements(1)

NO.			MIN	MAX UNIT
19	tsu(EM_DV-EM_CLKH)	Input setup time, read data valid on D[31:0] before EM_CLK rising	3	ns
20	th(EM_CLKH-EM_DIV)	Input hold time, read data valid on D[31:0] after EM_CLK rising	1.9	ns

(1)For more information about supported EMIF frequency, see Table 2-1.

Table 4-6. 100-MHz EMIF SDRAM Interface Switching Characteristics(1)

NO.		PARAMETER	MIN	MAX	UNIT
1	tc(EM_CLK)	Cycle time, EMIF clock EM_CLK	10		ns
2	tw(EM_CLK)	Pulse width, EMIF clock EM_CLK high or low	3		ns
3	td(EM_CLKH-EM_CSV)S	Delay time, EM_CLK rising to EM_CS[0] valid		7.7	ns
4	toh(EM_CLKH-EM_CSIV)S	Output hold time, EM_CLK rising to EM_CS[0] invalid	1.15		ns
5	td(EM_CLKH-EM_WE-DQMV)S	Delay time, EM_CLK rising to EM_WE_DQM[3:0] valid		7.7	ns
6	toh(EM_CLKH-EM_WE-DQMIV)S	Output hold time, EM_CLK rising to EM_WE_DQM[3:0] invalid	1.15		ns
7	td(EM_CLKH-EM_AV)S	Delay time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] valid		7.7	ns
8	toh(EM_CLKH-EM_AIV)S	Output hold time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0]	1.15		ns
8	toh(EM_CLKH-EM_AIV)S	invalid	1.15		ns
		invalid
9	td(EM_CLKH-EM_DV)S	Delay time, EM_CLK rising to EM_D[31:0] valid		7.7	ns
10	toh(EM_CLKH-EM_DIV)S	Output hold time, EM_CLK rising to EM_D[31:0] invalid	1.15		ns
11	td(EM_CLKH-EM_RASV)S	Delay time, EM_CLK rising to EM_RAS valid		7.7	ns
12	toh(EM_CLKH-EM_RASIV)S	Output hold time, EM_CLK rising to EM_RAS invalid	1.15		ns
13	td(EM_CLKH-EM_CASV)S	Delay time, EM_CLK rising to EM_CAS valid		7.7	ns
14	toh(EM_CLKH-EM_CASIV)S	Output hold time, EM_CLK rising to EM_CAS invalid	1.15		ns
15	td(EM_CLKH-EM_WEV)S	Delay time, EM_CLK rising to EM_WE valid		7.7	ns
16	toh(EM_CLKH-EM_WEIV)S	Output hold time, EM_CLK rising to EM_WE invalid	1.15		ns
17	tdis(EM_CLKH-EM_DHZ)S	Delay time, EM_CLK rising to EM_D[31:0] 3-stated		7.7	ns
18	tena(EM_CLKH-EM_DLZ)S	Output hold time, EM_CLK rising to EM_D[31:0] driving	1.15		ns

(1)For more information about supported EMIF frequency, see Table 2-1.

Submit Documentation Feedback

Peripheral and Electrical Specifications

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720
Floating-Point Digital Signal Processors				www.ti.com
SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007
	Table 4-7. 133-MHz EMIF SDRAM Interface Timing Requirements(1)
NO.			MIN	MAX UNIT
19	tsu(EM_DV-EM_CLKH)	Input setup time, read data valid on D[31:0] before EM_CLK rising	0.4	ns
20	th(EM_CLKH-EM_DIV)	Input hold time, read data valid on D[31:0] after EM_CLK rising	1.9	ns

(1)For more information about supported EMIF frequency, see Table 2-1.

Table 4-8. 133-MHz EMIF SDRAM Interface Switching Characteristics(1)

NO.		PARAMETER	MIN	MAX	UNIT
1	tc(EM_CLK)	Cycle time, EMIF clock EM_CLK	7.5		ns
2	tw(EM_CLK)	Pulse width, EMIF clock EM_CLK high or low	2.25		ns
3	td(EM_CLKH-EM_CSV)S	Delay time, EM_CLK rising to EM_CS[0] valid		5.1	ns
4	toh(EM_CLKH-EM_CSIV)S	Output hold time, EM_CLK rising to EM_CS[0] invalid	1.15		ns
5	td(EM_CLKH-EM_WE-DQMV)S	Delay time, EM_CLK rising to EM_WE_DQM[3:0] valid		5.1	ns
6	toh(EM_CLKH-EM_WE-DQMIV)S	Output hold time, EM_CLK rising to EM_WE_DQM[3:0] invalid	1.15		ns
7	td(EM_CLKH-EM_AV)S	Delay time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] valid		5.1	ns
8	toh(EM_CLKH-EM_AIV)S	Output hold time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0]	1.15		ns
8	toh(EM_CLKH-EM_AIV)S	invalid	1.15		ns
		invalid
9	td(EM_CLKH-EM_DV)S	Delay time, EM_CLK rising to EM_D[31:0] valid		5.1	ns
10	toh(EM_CLKH-EM_DIV)S	Output hold time, EM_CLK rising to EM_D[31:0] invalid	1.15		ns
11	td(EM_CLKH-EM_RASV)S	Delay time, EM_CLK rising to EM_RAS valid		5.1	ns
12	toh(EM_CLKH-EM_RASIV)S	Output hold time, EM_CLK rising to EM_RAS invalid	1.15		ns
13	td(EM_CLKH-EM_CASV)S	Delay time, EM_CLK rising to EM_CAS valid		5.1	ns
14	toh(EM_CLKH-EM_CASIV)S	Output hold time, EM_CLK rising to EM_CAS invalid	1.15		ns
15	td(EM_CLKH-EM_WEV)S	Delay time, EM_CLK rising to EM_WE valid		5.1	ns
16	toh(EM_CLKH-EM_WEIV)S	Output hold time, EM_CLK rising to EM_WE invalid	1.15		ns
17	tdis(EM_CLKH-EM_DHZ)S	Delay time, EM_CLK rising to EM_D[31:0] 3-stated		5.1	ns
18	tena(EM_CLKH-EM_DLZ)S	Output hold time, EM_CLK rising to EM_D[31:0] driving	1.15		ns

(1)For more information about supported EMIF frequency, see Table 2-1.

Peripheral and Electrical Specifications

Submit Documentation Feedback

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720

Floating-Point Digital Signal Processors

www.ti.com

SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007

Table 4-9. EMIF Asynchronous Interface Timing Requirements(1)(2)

NO.

28tsu(EM_DV-EM_CLKH)A

29th(EM_CLKH-EM_DIV)A

30tsu(EM_CLKH-EM_WAITV)A

31th(EM_CLKH-EM_WAITIV)A

33tw(EM_WAIT)A

34td(EM_WAITD-HOLD)A

35tsu(EM_WAITA-HOLD)A

	MIN	MAX	UNIT
Input setup time, read data valid on EM_D[31:0] before EM_CLK	5		ns
rising	5		ns
rising
Input hold time, read data valid on EM_D[31:0] after EM_CLK rising	2		ns
Setup time, EM_WAIT valid before EM_CLK rising edge	5		ns
Hold time, EM_WAIT valid after EM_CLK rising edge	0		ns
Pulse width of EM_WAIT assertion and deassertion	2E + 5		ns
Delay from EM_WAIT sampled deasserted on EM_CLK rising to		4E(3)	ns
beginning of HOLD phase
Setup before end of STROBE phase (if no extended wait states are	4E(3)
inserted) by which EM_WAIT must be sampled asserted on	4E(3)		ns
EM_CLK rising in order to add extended wait states.(4)

(1)E = SYSCLK3 (EM_CLK) period.

(2)These parameters apply to memories selected by EM_CS[2] in both normal and NAND modes.

(3)These parameters specify the number of EM_CLK cycles of latency between EM_WAIT being sampled at the device pin and the EMIF entering the HOLD phase. However, the asynchronous setup (parameter 30) and hold time (parameter 31) around each EM_CLK edge must also be met in order to ensure the EM_WAIT signal is correctly sampled.

(4)In Figure 4-13, it appears that there are more than 4 EM_CLK cycles encompassed by parameter 35. However, EM_CLK cycles that are part of the extended wait period should not be counted; the 4 EM_CLK requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

Table 4-10. EMIF Asynchronous Interface Switching Characteristics(1)

NO.		PARAMETER	MIN	MAX	UNIT
1	tc(EM_CLK)	100-MHz EMIF Frequency	10		ns
1	tc(EM_CLK)	Cycle time, EMIF clock EM_CLK	7.5		ns
		133-MHz EMIF Frequency	7.5
2	tw(EM_CLK)	Pulse width, high or low, EMIF clock EM_CLK	3		ns
17	tdis(EM_CLKH-EM_DHZ)S	Delay time, EM_CLK rising to EM_D[31:0] 3-stated		7.7	ns
18	tena(EM_CLKH-EM_DLZ)S	Output hold time, EM_CLK rising to EM_D[31:0] driving	1.15		ns
21	td(EM_CLKH-EM_CS2V)A	Delay time, from EM_CLK rising edge to EM_CS[2] valid	0	8	ns
22	td(EM_CLKH-EM_WE_DQMV)A	Delay time, EM_CLK rising to EM_WE_DQM[3:0] valid	0	8	ns
23	td(EM_CLKH-EM_AV)A	Delay time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] valid	0	8	ns
24	td(EM_CLKH-EM_DV)A	Delay time, EM_CLK rising to EM_D[31:0] valid	0	8	ns
25	td(EM_CLKH-EM_OEV)A	Delay time, EM_CLK rising to EM_OE valid	0	8	ns
26	td(EM_CLKH-EM_RW)A	Delay time, EM_CLK rising to EM_RW valid	0	8	ns
27	tdis(EM_CLKH-EM_DDIS)A	Delay time, EM_CLK rising to EM_D[31:0] 3-stated	0	8	ns
32	td(EM_CLKH-EM_WE)A	Delay time, EM_CLK rising to EM_WE valid	0	8	ns

(1)These parameters apply to memories selected by EM_CS[2] in both normal and NAND modes.

Submit Documentation Feedback

Peripheral and Electrical Specifications

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720

Floating-Point Digital Signal Processors

www.ti.com

SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007

BASIC SDRAM	1
BASIC SDRAM
WRITE OPERATION	2 2
EM_CLK
3	4
EM_CS[0]
5	6
EM_WE_DQM[3:0]
7	8
EM_BA[1:0]
7	8

EM_A[12:0]

EM_D[31:0]

1112

EM_RAS

1314

EM_CAS

1516

EM_WE

Figure 4-7. Basic SDRAM Write Operation

BASIC SDRAM	1
BASIC SDRAM
READ OPERATION	2 2
EM_CLK
3	4
EM_CS[0]
5	6

EM_WE_DQM[3:0]

7	8
EM_BA[1:0]
7	8
EM_A[12:0]

	19	2 EM_CLK Delay
17	20
		18

EM_D[31:0]

1112

EM_RAS

1314

EM_CAS

EM_WE

Figure 4-8. Basic SDRAM Read Operation

Peripheral and Electrical Specifications

Submit Documentation Feedback

www.ti.com

EM_CLK

EM_CS[2]

EM_WE_DQM[3:0]

EM_BA[1:0]

EM_A[12:0]

EM_D[31:0]

EM_OE

EM_WE

EM_RW

EM_CLK

EM_CS[2]

EM_WE_DQM[3:0]

EM_BA[1:0]

EM_A[12:0]

EM_D[31:0]

EM_OE

EM_WE

EM_RW

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720

Floating-Point Digital Signal Processors

SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007

ASYNCHRONOUS READ

WE STROBE MODE

SETUP	STROBE		HOLD	TA
21				21
22				22
23				23
	ADDRESS
23				23
	ADDRESS
17	READ DATA	28	29
	READ DATA
	25		25	18

Figure 4-9. Asynchronous Read WE Strobe Mode

ASYNCHRONOUS READ

SELECT STROBE MODE

SETUP	STROBE		HOLD	TA
	21		21
22				22
	BYTE LANE ENABLES
23				23
	ADDRESS
23				23
	ADDRESS
17	READ DATA	28	29
	READ DATA
	25		25	18

Figure 4-10. Asynchronous Read Select Strobe Mode

Submit Documentation Feedback

Peripheral and Electrical Specifications

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720

Floating-Point Digital Signal Processors

www.ti.com

SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007

	ASYNCHRONOUS WRITE
	WE STROBE MODE
SETUP	STROBE	HOLD
EM_CLK
21			21
EM_CS[2]
22	22	22	22
EM_WE_DQM[3:0]	BYTE WRITE STROBES
	BYTE WRITE STROBES
23			23
EM_BA[1:0]	ADDRESS
	ADDRESS
23			23
EM_A[12:0]	ADDRESS
	ADDRESS
24			27
EM_D[31:0]	WRITE DATA
	WRITE DATA
EM_OE	32	32
	32	32
EM_WE
26			26
EM_RW
Figure 4-11. Asynchronous Write WE Strobe Mode
	ASYNCHRONOUS WRITE
	SELECT STROBE MODE
SETUP	STROBE	HOLD
EM_CLK
	21	21
EM_CS[2]
22			22
EM_WE_DQM[3:0]	BYTE LANE ENABLES
	BYTE LANE ENABLES
23			23
EM_BA[1:0]	ADDRESS
	ADDRESS
23			23
EM_A[12:0]	ADDRESS
	ADDRESS
24			27
EM_D[31:0]	WRITE DATA
	WRITE DATA
EM_OE
	32	32
EM_WE
26			26
EM_RW

Figure 4-12. Asynchronous Write Select Strobe Mode

Peripheral and Electrical Specifications

Submit Documentation Feedback

TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720

Floating-Point Digital Signal Processors

www.ti.com

SPRS370C–SEPTEMBER 2006–REVISED OCTOBER 2007

SETUP

STROBE

EXTENDED WAIT STATES

STROBE HOLD

EM_CLK
	30	31
EM_WAIT	ASSERTED	DEASSERTED
	33	33

Figure 4-13. EM_WAIT Timing Requirements

Submit Documentation Feedback

Peripheral and Electrical Specifications

<<< < Предыдущая 6 7 8 9 10 11 12 13 14 15 16 1718 / 3018 19 20 21 22 23 24 25 26 27 28 29 30 > Следующая >>>

Соседние файлы в папке MAZ-DOD-MAT-2012

#
12.02.2016792.32 Кб28tms320c30.pdf
#
12.02.2016710.55 Кб31tms320c40.pdf
#
12.02.20161.25 Mб32tms320c50.pdf
#
12.02.20161.51 Mб29TMS320C6203.pdf
#
12.02.20162.78 Mб56tms320c6678.pdf
#
12.02.20161.12 Mб36tms320c6720.pdf
#
12.02.20162.21 Mб28tms320tci6616.pdf
#
12.02.20162.21 Mб34tms320tci6618.pdf
#
12.02.20161.63 Mб30tms320vc5502.pdf