TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

TIMING DIAGRAMS

This section contains all the timing diagrams for the TMS320 second-generation devices. Refer to the top corner of page for the specific device.

Timing measurements are referenced to and from a low voltage of 0.8 voltage and a high voltage of 2 volts, unless otherwise noted.

clock timing

 

 

tc(CI)

 

 

 

 

tf(CI)

 

 

 

 

tr(CI)

 

 

X/2CLKIN

 

 

 

 

th(S)

 

tw(CIH)

 

 

 

tw(CIL)

 

 

tsu(S)

tsu(S)

 

 

 

 

 

SYNC

 

 

 

 

 

 

tc(C)

 

 

td(CIH-C)

 

tw(CL)

 

 

 

 

td(CIH-C)

 

 

CLKOUT1

 

 

 

 

 

 

tw(CH)

 

 

 

td(CIH-C)

tr(C)

 

tf(C)

STRB

 

 

 

 

td(CIH-C)

 

tc(C)

 

 

 

 

 

 

 

 

 

 

tw(CL)

CLKOUT2

 

 

 

 

td(C1-C2)

 

td(C1-C2)

tf(C)

tr(C)

 

td(C1-C2)

tw(CH)

 

 

td(C1-C2)

 

 

 

 

ADVANCE INFORMATION

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

41

INFORMATION ADVANCE

TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

memory read timing

td(C1-S)

 

CLKOUT1

 

 

td(C1-S)

CLKOUT2

 

td(C2-S)

td(C2-S)

STRB

 

 

tw(SH)

tsu(A)

th(A)

 

tw(SL)

A15-A0,

 

BR, PS, DS

Valid

or IS

 

 

ta(A)

R/W

 

td(SL-R)

tsu(D)R

 

READY

 

th(SL-R)

th(D)R

D15-D0

Data In

42

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

memory write timing

CLKOUT1

CLKOUT2

STRB

th(A)

tsu(A)

A15-A0,

BR, PS, DS Valid or IS

R/W

READY

 

 

tsu(D)W

 

th(D)W

D15-D0

Data Out

ten(D)

tdis(D)

ADVANCE INFORMATION

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

43

INFORMATION ADVANCE

TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

one wait-state memory access timing

CLKOUT1

CLKOUT2

STRB

 

A15-A0, BR,

th(C2H-R)

 

PS, DS, R/W or

Valid

IS

 

th(C2H-R)

td(C2H-R)

td(C2H-R)

 

READY

 

td(M-R)

th(M-R)

th(M-R)

td(M-R)

D15-D0

 

(For Read

Data In

Operation)

 

D15-D0

 

(For Write

Data Out

Operation)

 

td(MSC)

 

td(MSC)

 

MSC

 

44

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

reset timing

CLKOUT1

 

 

 

tsu(IN)

td(RS)

tsu(IN)

 

 

 

th(IN)

 

RS

 

 

 

 

tw(RS)

 

 

A15-A0

 

 

Valid

 

 

 

Fetch

 

 

 

Location 0

D15-D0

 

 

 

 

 

Valid

Begin

 

 

 

 

 

 

Program

PS

 

 

Execution

STRB

Control

Signals²

IACK

Serial Port

Control³

² Control signals are DS, IS, R/W, and XF. ³ Serial port controls are DX and FSX.

ADVANCE INFORMATION

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

45

INFORMATION ADVANCE

TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

interrupt timing (TMS32020)

CLKOUT1

 

 

 

 

STRB

 

 

 

 

 

tsu(IN)

 

th(IN)

 

 

tw(IN)

 

 

 

INT2-INT0

 

 

 

 

 

tf(IN)

 

td(IACK)

 

A15-A0

FETCH N

FETCH N + 1

FETCH I

FETCH I + 1

 

td(IACK)

 

 

 

IACK

 

 

 

 

interrupt timing (TMS320C25)

CLKOUT1

 

 

 

 

 

 

tsu(IN)

 

 

 

 

STRB

 

 

 

 

 

 

 

th(IN)

 

 

 

 

tw(IN)

 

 

 

 

INT2-INT0

 

 

 

 

 

 

tf(IN)

td(IACK)

 

 

 

A15-A0

FETCH N

FETCH N + 1

FETCH N + 2

N + 3

FETCH I

 

td(IACK)

 

 

 

 

IACK

 

 

 

 

 

46

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

TMS320 SECOND-GENERATION

DEVICES

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

serial port receive timing

tc(SCK)

tr(SCK)

tw(SCK)

CLKR

th(DR)

tf(SCK)

th(FS)

tw(SCK)

FSR

tsu(FS)

tsu(DR)

DR

serial port transmit timing

 

tc(SCK)

 

tw(SCK)

 

tr(SCK)

CLKX

 

 

td(CH-DX)

 

 

 

tf(SCK)

tw(SCK)

th(FS)

 

FSX

 

 

(Input,

 

 

TXM = 0)

 

 

tsu(FS)

td(FL-DX)

td(CH-DX)

 

 

DX

N = 1

N = 8,16

td(CH-FS)

td(CH-FS)

 

 

 

FSX

 

 

(Output,

 

 

TXM = 1)

 

 

ADVANCE INFORMATION

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

47

TMS32020

INFORMATION ADVANCE

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

BIO timing

CLKOUT1

 

 

 

 

STRB

 

 

 

 

 

 

FETCH Branch Address

FETCH Next Instruction

A15-A0

FETCH

 

 

 

BIOZ

 

 

 

 

 

 

 

 

PC = N

PC = N + 1

PC = N + 2

PC = N + 3

 

tsu(IN)

 

 

or Branch Address

 

 

 

 

 

 

th(IN)

 

 

BIO

Valid

 

 

 

external flag timing

CLKOUT1

STRB

 

 

 

 

 

 

 

 

td(XF)

A15-A0

Valid

FETCH

Valid

Valid

SXF/RXF

 

 

 

 

 

PC = N ± 1

PC = N

PC = N + 1

PC = N + 2

XF

 

 

 

Valid

48

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

TMS320C25

 

 

 

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

BIO timing

 

 

 

CLKOUT1

 

 

 

STRB

 

 

 

 

 

FETCH Branch Address

FETCH Next Instruction

A15-A0

FETCH

 

 

BIOZ

 

 

 

 

 

 

PC = N

PC = N + 1

PC = N + 2

 

tsu(IN)

or Branch Address

 

 

 

 

 

th(IN)

 

BIO

Valid

 

 

external flag timing

CLKOUT1

STRB

 

 

 

 

 

 

 

 

td(XF)

A15-A0

FETCH

Valid

Valid

Valid

SXF/RXF

 

 

 

 

 

PC = N

PC = N + 1

PC = N + 2

PC = N + 3

XF

 

 

 

Valid

ADVANCE INFORMATION

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

49

TMS32020

INFORMATION ADVANCE

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

HOLD timing (part A)

CLKOUT1

 

 

 

CLKOUT2

 

 

 

STRB

 

 

 

 

td(C2H-H)²

 

 

HOLD

 

 

 

A15-A0

N

N + 1

N + 2

PS, DS,

Valid

Valid

 

or IS

 

 

 

 

R/W

 

 

 

 

 

 

tdis(C1L-A)

D15-D0

In

In

 

 

 

 

tdis(AL-A)

HOLDA

td(C1L-AL)

N

N +

1

N/A

N/A

FETCH

 

 

 

 

N ± 1

N

 

Dummy

Dead

EXECUTE

 

 

 

 

²HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

50

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

Соседние файлы в папке MAZ-DOD-MAT-2012