Добавил:

Andrey Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Санкт-Петербургский государственный электротехнический университет "ЛЭТИ"

Предмет:

Электротехника

Файл:

ARM PrimeCell synchronous static memory controller technical reference manual.pdf

Источник:

https://manualmachine.com

Скачиваний:

Добавлен:

23.08.2013

Размер:

1.4 Mб

Скачать

☆

<<< < Предыдущая 10 11 12 13 14 15 16 17 18 19 20 2122 / 3722 23 24 25 26 27 28 29 30 31 32 33 34 > Следующая >>>

Functional Overview

Elimination of floating bytes on the external interface

The PrimeCell SSMC uses the programmed external memory width of each bank and the endianness to determine which remaining bytes it must drive to ensure that the external bus is never floating.

The input/output pads cells for the external write data bus lines are controlled by nSMDATAEN[3:0] according to Table 2-4. Data is driven out on SMDATAOUTwhen nSMDATAEN is asserted LOW.

Table 2-4 SMDATAOUT controlled by nSMDATAEN

nSMDATAEN	SMDATAOUT

0	7:0

1	15:8

2	23:16

3	31:24

Byte lane control and data bus steering for little and big-endian configurations

Table 2-5 on page 2-44 to Table 2-10 on page 2-47 show how the internal databuses HRDATASMC[31:0] and HWDATASMC[31:0] map onto the external databus. The two internal databuses are shown as HDATA[31:0] in the tables.This mapping of the data is affected by:

•the external databus width

•big/little-endian operation

•size of the AHB access (word, halfword, or byte as determined by HSIZE[1:0])

•alignment within word of byte and halfword accesses, as controlled by

HADDR[1:0].

ARM DDI 0236A

2-43

Functional Overview

Table 2-5 to Table 2-10 on page 2-47 show how for all combinations of big/little-endian, bus width, HSIZE[1:0]and HADDR[1:0]. For each access it is shown which external bits on the SMDATA bus maps to the internal AHB bus HDATASMC.

Table 2-5 Little-endian read, 8-bit external bus

Access: Little-endian, 8-bit external bus External data mapping on to system data bus

SMDATA[31:0] on to HDATASMC

Internal	HSIZE	HADDR	nSMBLS
transfer	HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
transfer	[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
width	[1:0]	[1:0]	[3:0]
width

Word	10	xx	1110	7:0	-	-	-
(4 transfers)	10	xx	1110	-	7:0	-	-
	10	xx	1110	-	-	7:0	-
	10	xx	1110	-	-	-	7:0

Halfword	01	1x	1110	7:0	-	-	-
(2 transfers)	01	1x	1110	-	7:0	-	-

Halfword	01	0x	1110	-	-	7:0	-
(2 transfers)	01	0x	1110	-	-	-	7:0

Byte	00	11	1110	7:0	-	-	-

Byte	00	10	1110	-	7:0	-	-

Byte	00	01	1110	-	-	7:0	-

Byte	00	00	1110	-	-	-	7:0

2-44

ARM DDI 0236A

						Functional Overview
				Table 2-6 Little-endian read, 16-bit external bus

Access: Little-endian, 16-bit external bus				External data mapping on to system data bus
				SMDATA[31:0] on to HDATASMC

Internal	HSIZE	HADDR	nSMBLS
transfer	HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
transfer	[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
width	[1:0]	[1:0]	[3:0]
width

Word	10	xx	1100	15:8	7:0	-	-
(2 transfers)	10	xx	1100	-	-	15:8	7:0

Halfword	01	1x	1100	15:8	7:0	-	-

Halfword	01	0x	1100	-	-	15:8	7:0

Byte	00	11	1101	15:8	-	-	-

Byte	00	10	1110	-	7:0	-	-

Byte	00	01	1101	-	-	15:8	-

Byte	00	00	1110	-	-	-	7:0

				Table 2-7 Little-endian read, 32-bit external bus

Access: Little-endian, 32-bit external bus				External data mapping on to system data bus
				SMDATA[31:0] on to HDATASMC

Internal	HSIZE	HADDR	nSMBLS
transfer	HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
transfer	[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
width	[1:0]	[1:0]	[3:0]
width

Word	10	xx	0000	31:24	23:16	15:8	7:0

Halfword	01	1x	0011	31:24	23:16	15:8	7:0

Halfword	01	0x	1100	31:24	23:16	15:8	7:0
(2 transfers)

Byte	00	11	0111	31:24	23:16	15:8	7.0

ARM DDI 0236A

2-45

Functional Overview

Table 2-7 Little-endian read, 32-bit external bus (continued)

Access: Little-endian, 32-bit external bus				External data mapping on to system data bus
				SMDATA[31:0] on to HDATASMC

Internal	HSIZE	HADDR	nSMBLS
transfer	HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
transfer	[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
width	[1:0]	[1:0]	[3:0]
width

Byte	00	10	1011	31:24	23:16	15.8	7:0

Byte	00	01	1101	31:24	23:16	15:8	7:0

Byte	00	00	1110	31:24	23:16	15:8	7:0

Table 2-8 Big-endian read, 8-bit external bus

Access: Big-endian, 8-bit external bus				External data mapping on to system data bus
				SMDATA[31:0] on to HDATASMC

Internal	HSIZE	HADDR	nSMBLS
transfer	HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
transfer	[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
width	[1:0]	[1:0]	[3:0]
width

Word	10	xx	1110	-	-	-	7:0
(4 transfers)	10	xx	1110	-	-	7:0	-
	10	xx	1110	-	7:0	-	-
	10	xx	1110	7:0	-	-	-

Halfword	01	1x	1110	-	-	-	7:0
(2 transfers)	01	1x	1110	-	-	7:0	-

Halfword	01	0x	1110	-	7:0	-	-
(2 transfers)	01	0x	1110	7:0	-	-	-

Byte	00	11	1110	-	-	-	7:0

Byte	00	10	1110	-	-	7:0	-

Byte	00	01	1110	-	7:0	-	-

Byte	00	00	1110	7:0	-	-	-

2-46

ARM DDI 0236A

Functional Overview

Table 2-9 Big-endian read, 16-bit external bus

Access: Big-endian, 16-bit external bus External data mapping on to system data bus

SMDATA[31:0] on to HDATASMC

Internal		HSIZE	HADDR	nSMBLS
transfer		HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
transfer		[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
width		[1:0]	[1:0]	[3:0]
width

Word		10	xx	1100	-	-	15:8	7:0
(2 transfers)		10	xx	1100	15:8	7:0	-	-

Halfword		01	1x	1100	-	-	15:8	7:0

Halfword		01	0x	1100	15:8	7:0	-	-

Byte		00	11	1100	-	-	-	7:0

Byte		00	10	1100	-	-	15:8	-

Byte		00	01	1100	-	7:0	-	-

Byte		00	00	1100	15:8	-	-	-

					Table 2-10 Big-endian read, 32-bit external bus

	Access: Big-endian, 32-bit external bus				External data mapping on to system data bus
					SMDATA[31:0] on to HDATASMC

	Internal	HSIZE	HADDR	nSMBLS
	transfer	HSIZE	HADDR	nSMBLS	[31:24]	[23:16]	[15:8]	[7:0]
	transfer	[1:0]	[1:0]	[3:0]	[31:24]	[23:16]	[15:8]	[7:0]
	width	[1:0]	[1:0]	[3:0]
	width

	Word	10	xx	0000	31:24	23:16	15:8	7:0

	Halfword	01	1x	1100	-	-	15:8	7:0

	Halfword	01	0x	0011	31:24	23:16	-	-

	Byte	00	11	1110	-	-	-	7:0

	Byte	00	10	1101	-	-	15:8	-

	Byte	00	01	1011	-	23:16	-	-

	Byte	00	00	1101	31:24	-	-	-

ARM DDI 0236A

2-47

<<< < Предыдущая 10 11 12 13 14 15 16 17 18 19 20 2122 / 3722 23 24 25 26 27 28 29 30 31 32 33 34 > Следующая >>>

Соседние файлы в предмете Электротехника

#
23.08.2013576.81 Кб14ARM PrimeCell SDRAM controller technical reference manual.pdf
#
23.08.20131.11 Mб15ARM PrimeCell single master DMA controller technical reference manual.pdf
#
23.08.20131.21 Mб17ARM PrimeCell smart card interface technical reference manual.pdf
#
23.08.20131.18 Mб11ARM PrimeCell static memory controller technical reference manual.pdf
#
23.08.2013554.72 Кб23ARM PrimeCell synchronous serial port master and slave technical reference manual.pdf
#
23.08.20131.4 Mб19ARM PrimeCell synchronous static memory controller technical reference manual.pdf
#
23.08.2013581.82 Кб27ARM PrimeCell UART technical reference manual.pdf
#
23.08.2013406.5 Кб11ARM PrimeCell VC-SDRAM controller technical reference manual.pdf
#
23.08.2013777.71 Кб18ARM PrimeCell vectored interrupt controller technical reference manual.pdf
#
23.08.2013162.1 Кб12ARM vector floating point instruction set quick reference card.pdf
#
23.08.201316.95 Mб27Armstrong E.The J2EE 1.4 tutorial.2005.pdf