Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / comparescan.pdf
Скачиваний:
95
Добавлен:
05.06.2015
Размер:
760.57 Кб
Скачать

Comparescan User Guide

Comparescan Tutorial

Accessing the Tutorial Source Files

The files that are used in this tutorial are located in the directory tools/simvisdai/examples/comparescan.

Simulation Results Databases

The following sample simulation results databases were generated directly from the simulator:

golden.trn and golden.dsn

test.trn and test.dsn

The .trn files contain transition data, and the corresponding .dsn files contain design data for the two simulations. You only need to specify .trn files to Comparescan, but the corresponding .dsn files must be present in the same directory.

Note: You should generate SST2 database files (.trn and .dsn files) when you simulate your designs and use these files in your comparisons, since SST2 database files contain port information that is not available in VCD files.

Comparescan Rules Files

The following sample rules files demonstrate different types of comparisons:

entire_design.rules compares all of the signals in the two designs.

module_boundary.rules compares all of the ports in the two designs.

demo.rules compares the specified signals.

Generating a Comparescan Error Database

Copy the following files from tools/simvisdai/examples/comparescan to a directory where you can work: *.dsn, *.trn, and *.rules.

Enter the following command to run a comparison and save a Comparescan error database

file. See Chapter 2, “Getting Started,” for information about comparescan command syntax and options.

comparescan -batch -r 2 -save entire_design.csd \

golden.trn test.trn entire_design.rules > entire_design.rpt

December 2000

18

Product Version 1.9

Соседние файлы в папке dsd-07=Verilog