Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / comparescan.pdf
Скачиваний:
78
Добавлен:
05.06.2015
Размер:
760.57 Кб
Скачать

Comparescan User Guide

Application Examples

Checking Stability

This section contains example code for rules that use the stability command. See “stability” on page 84 for details on the stability command and for a definition of a stability check.

The following rule performs a stability check on signal cpu.shifter.z1, using the clock that is defined in c5.

stability c5 cpu.shifter.z1

The following rule performs setup checks only.

stability top.clk top.sig1 -setup 20ns

The following rule performs hold checks only.

stability top.clk top.sig1 -hold 10ns

The following rule performs both setup and hold checks.

stability top.clk top.sig1 -setup 20ns -hold 10ns

Specifying Objects in the Design Hierarchy

The examples in this section demonstrate how to compare modules and how to specify signals in particular scopes.

The following rule compares signals at different levels in the hierarchy.

compare top.sig1 top.module1.sig1

The following rule compares modules at different levels in the hierarchy.

compare top.adder1 top.module1.adder1

The following rule compares all of the internal signals at the top hierarchical level only.

compare . -internal -depth 1

The following rule compares all of the internal signals three levels down the hierarchy.

compare . -internal -depth 3

The following rule compares all of the module ports at the top hierarchical level only.

compare . -boundary -depth 1

The following rule compares all of the module ports at the top two hierarchical levels.

compare . -boundary -depth 2

December 2000

51

Product Version 1.9

Соседние файлы в папке dsd-07=Verilog