Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / comparescan.pdf
Скачиваний:
78
Добавлен:
05.06.2015
Размер:
760.57 Кб
Скачать

Comparescan User Guide

Getting Started

If your rules file does not specify the two files that you want to compare, then you must specify the rules file after you specify the names of both of the files that you want to compare, as in the following example:

% comparescan adder1.trn adder1-fast.trn topcompare.rules

Specifying a Comparescan Error Database for Viewing

There are three ways to save the error database that Comparescan generates to a file

(sometimes called the csd file for Comparescan Database):

Use the -save option on the command line.

Select File—Save or File—Save as from the Comparescan GUI.

Use the savedata command in a rules file.

There are three ways to specify a Comparescan error database for viewing:

Include the name of the error database file on the command line. See the example commands below and see “Viewing a Comparescan Error Database” on page 19 for examples.

Select File—Open from the Comparescan GUI.

Use the loaddata command in a rules file.

The following example shows you how to save and then view a Comparescan error database from the command line:

%comparescan -batch -save completecompare.csd \ adder1.trn adder1-fast.trn completecompare.rules

%comparescan completecompare.csd

When you view an error database in the Comparescan GUI, you can double-click on a mismatch to view the waveforms in the Signalscan Waves GUI. See “Viewing Errors in Signalscan Waves” on page 23 for more information on using Signalscan Waves to view comparison results.

Using Automatically Generated Files

Comparescan attempts to read two files when it starts—a preferences file and a state file. You can remove the preferences file or the state file at any time. If you remove these files, previous

Comparescan settings are lost.

December 2000

14

Product Version 1.9

Соседние файлы в папке dsd-07=Verilog