
- •Chapter 1. Introduction
- •How to Develop A Program
- •What is an Assembler?
- •Modular Programming
- •Modular Program Development Process
- •Segments, Modules, and Programs
- •Translate and Link Process
- •Filename Extensions
- •Program Template File
- •Chapter 2. Architecture Overview
- •Memory Classes and Memory Layout
- •Classic 8051
- •Extended 8051 Variants
- •Philips 80C51MX
- •Intel/Atmel WM 251
- •CPU Registers
- •CPU Registers of the 8051 Variants
- •CPU Registers of the Intel/Atmel WM 251
- •Program Status Word (PSW)
- •Instruction Sets
- •Opcode Map
- •8051 Instructions
- •Additional 251 Instructions
- •Additional 80C51MX Instructions via Prefix A5
- •Chapter 3. Writing Assembly Programs
- •Assembly Statements
- •Directives
- •Controls
- •Instructions
- •Comments
- •Symbols
- •Symbol Names
- •Labels
- •Operands
- •Special Assembler Symbols
- •Immediate Data
- •Memory Access
- •Program Addresses
- •Expressions and Operators
- •Numbers
- •Characters
- •Character Strings
- •Location Counter
- •Operators
- •Expressions
- •Chapter 4. Assembler Directives
- •Introduction
- •Segment Directives
- •Location Counter
- •Generic Segments
- •Stack Segment
- •Absolute Segments
- •Default Segment
- •SEGMENT
- •RSEG
- •BSEG, CSEG, DSEG, ISEG, XSEG
- •Symbol Definition
- •CODE, DATA, IDATA, XDATA
- •esfr, sfr, sfr16, sbit
- •LIT (AX51 & A251 only)
- •Memory Initialization
- •DD (AX51 & A251 only)
- •Reserving Memory
- •DBIT
- •DSW (AX51 & A251 only)
- •DSD (AX51 & A251 only)
- •Procedure Declaration (AX51 & A251 only)
- •PROC / ENDP (AX51 & A251 only)
- •LABEL (AX51 and A251 only)
- •Program Linkage
- •PUBLIC
- •EXTRN / EXTERN
- •NAME
- •Address Control
- •EVEN (AX51 and A251 only)
- •USING
- •Other Directives
- •_ _ERROR_ _
- •Chapter 5. Assembler Macros
- •Standard Macro Directives
- •Defining a Macro
- •Parameters
- •Labels
- •Repeating Blocks
- •REPT
- •IRPC
- •Nested Definitions
- •Nested Repeating Blocks
- •Recursive Macros
- •Operators
- •NUL Operator
- •& Operator
- •< and > Operators
- •% Operator
- •;; Operator
- •! Operator
- •Invoking a Macro
- •C Macros
- •C Macro Preprocessor Directives
- •Stringize Operator
- •Predefined C Macro Constants
- •Examples with C Macros
- •C Preprocessor Side Effects
- •Chapter 6. Macro Processing Language
- •Overview
- •Creating and Calling MPL Macros
- •Creating Parameterless Macros
- •MPL Macros with Parameters
- •Local Symbols List
- •Macro Processor Language Functions
- •Comment Function
- •Escape Function
- •Bracket Function
- •METACHAR Function
- •Numbers and Expressions
- •Numbers
- •Character Strings
- •SET Function
- •EVAL Function
- •Logical Expressions and String Comparison
- •Conditional MPL Processing
- •IF Function
- •WHILE Function
- •REPEAT Function
- •EXIT Function
- •String Manipulation Functions
- •LEN Function
- •SUBSTR Function
- •MATCH Function
- •Console I/O Functions
- •Advanced Macro Processing
- •Literal Delimiters
- •Blank Delimiters
- •Identifier Delimiters
- •Literal and Normal Mode
- •MACRO Errors
- •Chapter 7. Invocation and Controls
- •Environment Settings
- •Running Ax51
- •ERRORLEVEL
- •Output Files
- •Assembler Controls
- •Controls for Conditional Assembly
- •Conditional Assembly Controls
- •Chapter 8. Error Messages
- •Fatal Errors
- •Non–Fatal Errors
- •Chapter 9. Linker/Locator
- •Overview
- •Combining Program Modules
- •Segment Naming Conventions
- •Combining Segments
- •Locating Segments
- •Overlaying Data Memory
- •Resolving External References
- •Absolute Address Calculation
- •Generating an Absolute Object File
- •Generating a Listing File
- •Bank Switching
- •Using RTX51, RTX251, and RTX51 Tiny
- •Linking Programs
- •Command Line Examples
- •Control Linker Input with µVision2
- •ERRORLEVEL
- •Output File
- •Linker/Locater Controls
- •Locating Programs to Physical Memory
- •Classic 8051
- •Extended 8051 Variants
- •Philips 80C51MX
- •Intel/Atmel WM 251
- •Data Overlaying
- •Program and Data Segments of Functions
- •Using the Overlay Control
- •Tips and Tricks for Program Locating
- •Locate Segments with Wildcards
- •Special ROM Handling (LX51 & L251 only)
- •Bank Switching
- •Common Code Area
- •Code Bank Areas
- •Bank Switching Configuration
- •Configuration Examples
- •Control Summary
- •Listing File Controls
- •Output File Controls
- •Segment and Memory Location Controls
- •High-Level Language Controls
- •Error Messages
- •Warnings
- •Non-Fatal Errors
- •Fatal Errors
- •Exceptions
- •Chapter 10. Library Manager
- •Using LIBx51
- •Interactive Mode
- •Create Library within µVision2
- •Command Summary
- •Creating a Library
- •Adding or Replacing Object Modules
- •Removing Object Modules
- •Extracting Object Modules
- •Listing Library Contents
- •Error Messages
- •Fatal Errors
- •Errors
- •Chapter 11. Object-Hex Converter
- •Using OHx51
- •OHx51 Command Line Examples
- •Creating HEX Files for Banked Applications
- •OHx51 Error Messages
- •Using OC51
- •OC51 Error Messages
- •Intel HEX File Format
- •Record Format
- •Data Record
- •Extended 8086 Segment Record
- •Extended Linear Address Record
- •Example Intel HEX File
- •Appendix A. Application Examples
- •ASM – Assembler Example
- •Using A51 and BL51
- •Using AX51 and LX51
- •Using A251 and L251
- •CSAMPLE – C Compiler Example
- •Using C51 and BL51
- •Using C51 and LX51
- •Using C251 and L251
- •BANK_EX1 – Code Banking with C51
- •Using C51 and BL51
- •Using C51 and LX51
- •BANK_EX2 – Banking with Constants
- •Using C51 and BL51
- •Using C51 and LX51
- •Using BL51
- •Using C51 and LX51
- •Philips 80C51MX – Assembler Example
- •Philips 80C51MX – C Compiler Example
- •Appendix B. Reserved Symbols
- •Appendix C. Listing File Format
- •Assembler Listing File Format
- •Listing File Heading
- •Source Listing
- •Macro / Include File / Save Stack Format
- •Symbol Table
- •Listing File Trailer
- •Appendix D. Assembler Differences
- •Differences Between A51 and A251/AX51
- •Differences between A51 and ASM51
- •Differences between A251/AX51 & ASM51
- •Glossary
- •Index

64 |
Chapter 2. Architecture Overview |
|
|
Opcode Map
The following opcode maps provide an overview of the instruction encoding for the 8051, the 80C51MX, and the 251 architecture. It is arranged as separate maps as described below:
8051 Instructions: these opcode are available on all x51 variants. Both the 2 Philips 80C51MX and the Intel/Atmel WM 251 use an OPCODE PREFIX byte
with the encoding A5 to extend the classic 8051 instruction set. The additional 251 an 80C51MX instructions are described in the following tables.
Additional 251 Instructions: if the 251 is configured in binary mode the 8051 instructions are the default opcode map and the OPCODE PREFIX is the first opcode byte for the additional 251 instructions. If the 251 is configured in source mode the additional 251 instructions are the default opcode map and the OPCODE PREFIX is the first op-code byte when the 251 should execute standard 8051 instructions that are encode with the byte values x6-xF.
Additional 80C51MX Instructions via Prefix A5: contains the 80C51MX instructions that require the OPCODE PREFIX byte. The Philips 80C51MX provides instructions for addressing the 16MB address space and the extended SFR area that are listed in this table.
Keil Software — A51/AX51/A251 Macro Assembler and Utilities |
|
|
65 |
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8051 Instructions |
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Binary |
x0 |
x1 |
x2 |
|
x3 |
x4 |
x5 |
x6-x7 |
x8-xF |
|
|
|
Mode |
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Source |
x0 |
x1 |
x2 |
|
x3 |
x4 |
x5 |
A5x6-A5x7 |
A5x8-A5xF |
|
|
|
Mode |
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 |
|
0x |
NOP |
AJMP |
LJMP |
|
RR |
INC |
INC |
INC |
INC |
|
|
|
adr11 |
adr16 |
|
A |
A |
dir |
@Ri |
Rn |
|
|||
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1x |
JBC |
ACALL |
LCALL |
|
RRC |
DEC |
DEC |
DEC |
DEC |
|
|
|
bit,rel |
adr11 |
adr16 |
|
A |
A |
dir |
@Ri |
Rn |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2x |
JB |
AJMP |
RET |
|
RL |
ADD |
ADD |
ADD |
ADD |
|
|
|
bit,rel |
adr11 |
|
A |
A,#data |
A,dir |
A,@Ri |
A,Rn |
|
|
||
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3x |
JNB |
ACALL |
RETI |
|
RLC |
ADDC |
ADDC |
ADDC |
ADDC |
|
|
|
bit,rel |
adr11 |
|
A |
A,#data |
A,dir |
A,@Ri |
A,Rn |
|
|
||
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4x |
JC |
AJMP |
ORL |
|
ORL |
ORL |
ORL |
ORL |
ORL |
|
|
|
rel |
adr11 |
dir,A |
|
dir,#data |
A,#data |
A,dir |
A,@Ri |
A,Rn |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5x |
JNC |
ACALL |
ANL |
|
ANL |
ANL |
ANL |
ANL |
ANL |
|
|
|
rel |
adr11 |
dir,A |
|
dir,#data |
A,#data |
A,dir |
A,@Ri |
A,Rn |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6x |
JZ |
AJMP |
XRL |
|
XRL |
XRL |
XRL |
XRL |
XRL |
|
|
|
rel |
adr11 |
dir,A |
|
dir,#data |
A,#data |
A,dir |
A,@Ri |
A,Rn |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
7x |
JNZ |
ACALL |
ORL |
|
JMP |
MOV |
MOV |
MOV |
MOV |
|
|
|
rel |
adr11 |
c,bit |
|
@A+DPTR |
A,#data |
dir,#data |
@Ri,#data |
Rn,#data |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8x |
SJMP |
AJMP |
ANL |
|
MOVC |
DIV |
MOV |
MOV |
MOV |
|
|
|
rel |
adr11 |
C,bit |
|
A,@A+PC |
AB |
dir,dir |
dir,@Ri |
dir,Rn |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9x |
MOV |
ACALL |
MOV |
|
MOVC |
SUBB |
SUBB |
SUBB |
SUBB |
|
|
|
DPTR,#d16 |
adr11 |
bit,c |
|
A,@A+DPTR |
A,#data |
A,dir |
A,@Ri |
A,Rn |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ax |
ORL |
AJMP |
MOV |
|
INC |
MUL |
OPCODE |
MOV |
MOV |
|
|
|
C,/bit |
adr11 |
C,bit |
|
DPTR |
AB |
PREFIX |
@Ri,dir |
Rn,dir |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bx |
ANL |
ACALL |
CPL |
|
CPL |
CJNE |
CJNE |
CJNE |
CJNE |
|
|
|
C,/bit |
adr11 |
bit |
|
C |
A,#d8,rel |
A,dir,rel |
@Ri,#d8,rel |
Rn,#d8,rel |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Cx |
PUSH |
AJMP |
CLR |
|
CLR |
SWAP |
XCH |
XCH |
XCH |
|
|
|
dir |
adr11 |
bit |
|
C |
A |
A,dir |
A,@Ri |
A,Rn |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Dx |
POP |
ACALL |
SETB |
|
SETB |
DA |
DJNZ |
XCHD |
DJNZ |
|
|
|
dir |
adr11 |
bit |
|
C |
A |
dir,rel |
A,@Ri |
Rn,rel |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ex |
MOVX |
AJMP |
|
MOVX |
CLR |
MOV |
MOV |
MOV |
|
|
|
|
A,@DPTR |
adr11 |
|
A,@Ri |
A |
A,dir |
A,@Ri |
A,Rn |
|
|
||
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Fx |
MOV |
ACALL |
|
MOVX |
CPL |
MOV |
MOV |
MOV |
|
|
|
|
@DPTR,A |
adr11 |
|
@Ri,A |
A |
dir,A |
@Ri,A |
Rn,A |
|
|
||
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
66 |
|
|
|
|
|
Chapter 2. Architecture Overview |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Additional 251 Instructions |
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Binary |
A5x8 |
A5x9 |
A5xA |
A5xB |
A5xC |
A5xD |
A5xE |
A5xF |
|
|
|
Mode |
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Source |
x8 |
x9 |
xA |
xB |
xC |
xD |
xE |
xF |
|
|
|
Mode |
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
2 |
|
|
|
|
|
|
|
|
|
|
|
|
0 |
JSLE |
MOV Rm |
MOVZ |
INC Rm/WRj/ |
|
|
SRA |
|
|
|
|
Drk,#short |
|
|
|
|
||||||
|
rel |
@WRj+dis |
WRj,Rm |
|
|
reg |
|
|
|||
|
|
MOV reg,ind |
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
||
|
1 |
JSG |
MOV@WRj |
MOVS |
DEC Rm/WRj/ |
|
|
SRL |
|
|
|
|
|
rel |
+dis,Rm |
WRj,Rm |
Drk,#short |
|
|
reg |
|
|
|
|
|
|
|
|
|
MOV ind,reg |
|
|
|
|
|
|
|
2 |
JLE |
MOV Rm, |
|
|
ADD |
ADD |
ADD |
ADD |
|
|
|
rel |
@DRk+dis |
|
|
Rm,Rm |
WRj,WRj |
reg,op2 |
DRk,DRk |
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3 |
JG |
MOV@DRk |
|
|
|
|
SLL |
|
|
|
|
rel |
+dis,Rm |
|
|
|
|
reg |
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4 |
JSL |
MOV Wrj, |
|
|
ORL |
ORL |
ORL |
|
|
|
|
rel |
@WRjj+dis |
|
|
Rm,Rm |
WRj,WRj |
reg,op2 |
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5 |
JSGE |
MOV@WRj |
|
|
ANL |
ANL |
ANL |
|
|
|
|
rel |
+ dis,WRj |
|
|
Rm,Rm |
WRj,WRj |
reg,op2 |
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6 |
JE |
MOV Wrj, |
|
|
XRL |
XRL |
XRL |
|
|
|
|
rel |
@DRk+dis |
|
|
Rm,Rm |
WRj,WRj |
reg,op2 |
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
7 |
JNE |
MOV @Drk |
MOV |
|
MOV |
MOV |
MOV |
MOV |
|
|
|
rel |
+dis,WRj |
op1,reg |
|
Rm,Rm |
WRj,WRj |
reg,op2 |
DRk,DRk |
|
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8 |
|
LJMP@WRj |
EJMP |
|
DIV |
DIV |
|
|
|
|
|
|
EJMP@DRk |
addr24 |
|
Rm,Rm |
WRj,WRj |
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9 |
|
LCALL@WR |
ECALL |
|
SUB |
SUB |
SUB |
SUB |
|
|
|
|
ECALL@DRk |
addr24 |
|
Rm,Rm |
WRj,WRj |
reg,op2 |
DRk,DRk |
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A |
|
BIT |
ERET |
|
MUL |
MUL |
|
|
|
|
|
|
instructions |
|
Rm,Rm |
WRj,WRj |
|
|
|
||
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
B |
|
TRAP |
|
|
CMP |
CMP |
CMP |
CMP |
|
|
|
|
|
|
Rm,Rm |
WRj,WRj |
reg,op2 |
DRk,DRk |
|
||
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
C |
|
|
PUSH |
|
|
|
|
|
|
|
|
|
|
op1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D |
|
|
POP |
|
|
|
|
|
|
|
|
|
|
op1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
E |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
F |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Keil Software — A51/AX51/A251 Macro Assembler and Utilities |
|
67 |
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Additional 80C51MX Instructions via Prefix A5 |
|||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A5x0 |
A5x1 |
A5x2 |
A5x3 |
A5x4 |
A5x5 |
A5x6-A5x7 |
A5x8-A5xF |
A5x8-A5xF |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0x |
|
|
EJMP |
|
|
INC |
|
|
|
|
|
|
|
|
adr23 |
|
|
esfr |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
2 |
|
1x |
JBC |
|
ECALL |
|
|
DEC |
|
|
|
|
|
|
esbit,rel |
|
adr23 |
|
|
esfr |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2x |
JB |
|
|
|
|
ADD |
|
|
|
|
|
|
esbit,rel |
|
|
|
|
A,esfr |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3x |
JNB |
|
|
|
|
ADDC |
|
|
|
|
|
|
esbit,rel |
|
|
|
|
A,esfr |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4x |
|
|
ORL |
ORL |
|
ORL |
|
EMOV |
EMOV |
|
|
|
|
|
|
|
A,@PR0+d2 |
|
|
|||||
|
|
|
esfr,A |
esfr,#data |
|
A,esfr |
|
A,@PR1+d2 |
|
|||
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5x |
|
|
ANL |
ANL |
|
ANL |
|
EMOV |
EMOV |
|
|
|
|
|
esfr,A |
esfr,#data |
|
A,esfr |
|
@PR0+d2,A |
@PR1+d2,A |
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6x |
|
|
XRL |
XRL |
|
XRL |
|
ADD |
ADD |
|
|
|
|
|
esfr,A |
esfr,#data |
|
A,esfr |
|
PR0,#data2 |
PR1,#data2 |
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
7x |
|
|
ORL |
EJMP |
|
MOV |
|
|
|
|
|
|
|
|
c,esbit |
@A+EPTR |
|
dir,#data |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8x |
|
|
ANL |
|
|
MOV |
MOV |
MOV |
|
|
|
|
|
|
C,esbit |
|
|
esfr,esfr |
esfr,@Ri |
esfr,Rn |
|
|
||
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9x |
MOV |
|
MOV |
MOVC |
|
SUBB |
|
|
|
|
|
|
EPTR,#d23 |
|
esbit,c |
A,@A+EPTR |
|
A,esfr |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ax |
ORL |
|
MOV |
INC |
|
|
MOV |
MOV |
|
|
|
|
C,/esbit |
|
C,esbit |
EPTR |
|
|
@Ri,esfr |
Rn,esfr |
|
|
||
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bx |
ANL |
|
CPL |
|
|
CJNE |
|
|
|
|
|
|
C,/esbit |
|
esbit |
|
|
A,esfr,rel |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Cx |
PUSH |
|
CLR |
|
|
XCH |
|
|
|
|
|
|
esfr |
|
esbit |
|
|
A,esfr |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Dx |
POP |
|
SETB |
|
|
DJNZ |
|
|
|
|
|
|
esfr |
|
esbit |
|
|
esfr,rel |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ex |
MOVX |
|
|
|
|
MOV |
|
|
|
|
|
|
A,@EPTR |
|
|
|
|
A,esfr |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Fx |
MOV |
|
|
|
|
MOV |
|
|
|
|
|
|
@EPTR,A |
|
|
|
|
esfr,A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|

68 |
Chapter 2. Architecture Overview |
|
|
2