Скобцовы Моделирование и тестирование

70.Rowson J.A., Sangiovanni-Vencentelli A. Interface-Based Design // Proc. Design Automation Conf. (DAC 97). – ACM Press, 1997. – P.178-183.

71.Thompson E.W., Szygenda S.A. Digital logic simulation in a timed-based, table-driven environment. Part 2. Parallel Fault Simulation // Computer, IEEE Comp. Society. – 1975. – N3. – P.38-49.

72.Levendell Y.H., Menon P.R. Comparison of fault simulation methods – treatment of unknown values // Journal digital system. – 1980. – N4. – P.443459.

73.Биргер А.Г. Многозначное дедуктивное моделирование цифровых устройств // Автоматика и вычислительная техника. – 1982. – №4. –

С.77-82.

74.Lin C.J., Reddy S.M. On delay fault testing in logic circuits // IEEE Transactions on Computer-aided design. – 1987. – N5. – P.694-704.

75.Brazilia Z., Rossen B.K. Comparison of self-testing procedures // Proc. Int. Test. Conf. – 1983. – P.89-94.

76.Shulz M.H., Fink F., Fushs K. Parallel pattern fault simulation of path delay faults // Proc. 26th ACM/IEEE Design Automation Conference. – 1989. – P.357-363.

77.Убар Р.Р. Анализ диагностических тестов для комбинационных логических схем методом обратного прослеживания неисправностей //

Автоматика и телемеханика. – 1977. – №8. – C.168-176.

78.Abramovici, Menon P.R., Miller T.D. Critical path tracing – alternative to fault simulation // Proc. 20-th Design Automation Conference. – 1983. – P.214-220.

79.Ibarra O.H., Sahni S.K. Polynomially complete fault detection problem // IEEE Trans. On Computers. – 1982. – N3. – P.242-249.

80.Brgles F., Fujivara H. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran // Proc. of Int. Symposium of circuits and Systems, ISCAS-85. – 1985. – P.662-695.

431

81.Corno F., Sonza Reorda M., Squillero G. RT-level ITC99 benchmarking and first ATPG results // IEEE Design&Test, Special issue on benchmarking for Design and Test. – 2000. – July-August. – P.44-53.

82.Agrawal V.D. When to use random testing // IEEE Trans.Comput. – 1978. – C27, N11. – p.1054-1055.

83.Schnurmann H.D., Lindbloom E., Carpenter R.G. The weighted random test-pattern generator // IEEE Trans.Comput. – 1975. – C24, N7. – P.695-700.

84.Thomas J.J. Automated diagnostic programs for digital networks // Comput. Des. – 1971. – N8. – P.63-67.

85.Wang D.T. An algorithm for the test generation of tests sets for combinational logic networks // IEEE Trans. Comput. – 1975. – N7. – P.742746.

86.Levendell Y., Menon P.R. The *-algorithm – critical traces for functions and CHDL constructs // Proc. IEEE Int. Test. Conf. – 1983. – P.90-97.

87.Roth Y.P. Diagnosis of Automata Failures: a calculus and a method // IBM J. Res. And Develop. – 1966.– N7. – P.278-291.

88.Goel P. An implicit enumeration algorithm to generate tests for combinational logic circuits // IEEE Trans. On Comput. – 1981. – C-30, N3.

– P.215-222.

89.Fujivara H., Shimono. On the acceleration of test generartion algorithms // IEEE Trans. Comput. – 1983. – N12. – P.1137-1144.

90.Shulz M.H., Trischler E., Serfert T.M. SOCRATES: a Highly Efficient Automatic Test Pattern Generation System. // IEEE Transactions on Computer Aided Design. – 1988. – Vol.CAD-7, N1. – P.126-137.

91.Muth P. A nine-valued circuit model for test generation // IEEE Trans.Comput. – 1976. – N6. – P.630-636.

92.Akers S.B. A logic system for fault test generation // IEEE Trans. Comput.

– 1976. – N6. – P.620-630.

93.Hennie F.G. Fault detection experiments for sequential circuits // Proc. 5-th annual symp. Switching theory and logic design. – 1964. – P.95-110.

432

94.Hsieh E.P. Checking experiments for sequential machines // IEEE Transactions on Computers. – 1971. – C-20. – P.1152-1166.

95.Гилл А. Введение в теорию конечных автоматов. – М.:Наука, 1966. – 272c.

96.Cheng W.T. Split circuit model for test generation // Proc. 25th design automation conf. – Anaheim. CA, 1988. – P.96-101.

97. Putzolu G. R., Roth J. P. A heuristic algorithm for testing of

asynchronous circuits // IEEE Trans. on Comp. – 1971. – N6. – P.639-647.

98.Razdan R., Anwarudlin M., Kovijanic P.G. et all. An interactive sequential test generation systems // Proc.1989 Int. test Conf. – 1989. – P.38-46.

99.Kelsey T.P., Saluja К.К. Fast test generation for sequential circuits // IEEE Trans, on Comp. – 1989. – N3. – P.354-357.

100.Maci E., Meo A.R. Techniques to increase sequential ATPG performance // Proc. IEEE VLSI test sympos. – 1992. – P.257-262.

101.Breuer M.A., Friedman. A.D. Diagnosis and reliable design of digital systems. – Comput. Sci. Press. – 1976. – 308p.

102.Скобцов Ю.А., Сперанский Д.В. Аналитический метод построения различающих последовательностей для дискретных устройств //

Автоматика и телемеханика. – 1980. – №1. – С.122-130.

103.Pomeranz I., Reddy S.M. The multiple observation time strategy // IEEE Transactions on Computers. – 1992. – N5. – P.627-637.

104.Cheng K.T., Jou J.Y. A functional fault model for sequential machines // IEEE Transactions on Computer-Aided Design. – 1992. – Vol.11, N9. – P.1065-1073.

105.Goldberg D.E. Genetic Algorithms in Search, Optimization & Machine Learning. – Addison-Wesley Publishing Company, Inc., 1989.

106.Скобцов Ю.А., Скобцов В.Ю. Современные модификации и обобщения генетических алгоритмов // Таврический вестник информатики и математики. – 2004. – №1. – С.60-71.

433

107.Rudnick E.M., Holm J.G., Saab D.G., Patel J.H. Application of Simple Genetic Algorithm to Sequential Circuit Test Generation // Proc. European Design & Test Conf. – 1994. – P.40-45.

108.Prinetto P., Rebaudengo M., Sonza R.M. An Automatic Test Pattern Generator for Large Sequential Circuits based on Genetic Algorithms // Proc. Int. Test Conf. – 1994. – P.240-249.

109.D.G. Saab, Y.G. Saab, J. Abraham. CRIS: A Test Cultivation Program for Sequential VLSI Circuits // In Proc. Int. Conf. on Computer Aided Design. – 1992. – P.216-219.

110.Hsiao M.S., Rudnick E.M., Patel J.H. Automatic test generation using genetically-engineered distinguishing sequences // In Proc. IEEE Test Symp.

– 1996. – P.216-223.

111.Niermann T., Patel J.H. HITEC: A Test Generator Package for Sequential Circuits // In Proc. European Design Automation Conf. – 1991. – P.214-218.

112.Rudnic E.M., Patel J.P., Greenstein G.S., Niermann T.M. Sequential circuit test generation in genetic algorithm framework // Proc. Design Automation Conf. – 1994. – P.698-704.

113.Corno F., Prinetto P., Rebauden M., Sonza Reorda M., Veiluva E. A PVM tool for automatic test generation on parallel and distributed systems // Proc. Int. Conf. on high-performance computing and networking. – Milan, 1995. – P.39-44.

114.Hsiao M.S., Rudnic E.M., Patel J.H. Automatic test generation using genetically-engineered distinguishing sequences // Proc. VLSI Test. Symp. – 1996. – P.216-223.

115.Krishnaswamy D., Hsiao M.S., Saxena V., Rudnik E.M., Patel J.H. Parallel genetic algorithms for simulation-based sequential circuit test-generation // IEEE VLSI Design Conf. – 1997. – P.475-481.

116.Corno F., Prinetto P., Rebaudengo M., Reodra M.S. A parallel genetic algorithm for automatic generation of test sequences for digital circuits.

117.Saab D.G., Saab Y.G., Abraham J.A. Automatic test vector cultivation for sequential VLSI Circuits using genetic algorithms // IEEE Transactions on

434

computer aided design of integrated circuits and systems. – 1996. – N10. –

P.1278-1285.

118.Muzumder P., Rudnic E.M. Genetic algorithms for VLSI design, layout&test automation. – Prentice Hall PTR, 1999. – 336p.

119.Скобцов Ю.А., Эль-Хатиб. А.И. Параллельные генетические алгоритмы // Наукові праці Донецького національного технічного університету. Серія: Обчислювальна техніка та автоматизація. – Вип.90.

– Донецьк: ДонНТУ, 2005. – С.137-144.

120.Skobtsov Y.A., El-Khatib A.I., Ivanov D.E. Parallel genetic algorithms of test generations // Proceedings of 9th International Conference “Modern Problems of Radio Engineering, Telecommunications and Computer Science” (TCSET 2006).

121.Василевский М.П. О распознавании неисправностей автоматов //

Кибернетика. – 1973. – №4. – С.98-108.

122.Chen L., Dey S. Defuse: a deterministic functional self-test methodology for processors // Proceedings IEEE VLSI Test Symposium. – 2000. – P.255262.

123.Corno F., Cumani G., Sonza Reorda M., Squillero G. ARPIA: a high-level evolutionary test signal generation // 3-rd European workshop on evolutionary computation applications to image analysis and signal processing. – 2001. – P.298-306.

124.Banzhaf W., Nordin P., Keller R.E., Francone F.D. Genetic Programming: An Introduction. – Morgan Kaufmann, Inc., San Francisco, USA, 1998.

125.Riccardo P. Evolution of graph-like programs with parallel distributed genetic programming // In Thomas Back, editor, Genetic Algorithms: Proceedings of the Seventh International Conference, Michigan State University, East Lansing, MI, USA, 1997. – Morgan Kaufmann. – P.346353.

126.Corno F., Cumani G., Sonza Reorda M., Squillero G. Fully Automatic Test Program Generation for Microprocessor Cores // DATE2003: Design, Automation and Test in Europe, Munich, Germany, 2003. – P.1006-1011.

435

127. Скобцов Ю.А., Ермоленко М.Л. Генерация тест-программ для

микропроцессорных систем на основе генетического программирования

// Труды II всероссийской научной конференции ”Методы и средства

обработки информации”. – Москва: МГУ. – 2005. – С.637-642.

128. Skobtsov Y.A., Ermolenko M.L. The Test-Programs Generation of Microprocessor Systems on the Basis of Genetic Programming // Proceedings of IEEE East-West design & test workshop (EWDTW-05). – Odessa, 2005. – P.181-185.

436