Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
dsd1-10 / dsd-07=Verilog / ncvlogtut.pdf
Скачиваний:
101
Добавлен:
05.06.2015
Размер:
129.52 Кб
Скачать

NC-Verilog Simulator Tutorial

Cadence® NC-Verilog® Simulator Tutorial

which you set the breakpoint, and an arrow points out the line. The simulation is now at the case statement that indicates what value has been decoded.

2.Disable the line breakpoint. To do this, double-click the left mouse button on the line number with the red breakpoint icon.

The icon turns green. The breakpoint is now disabled, but a marker is left so that you can easily find this point again.

3.Click the Run Simulation button again.

The simulation immediately stops because of the condition breakpoint. Notice in the

Watch Window that the signal value of out_p1 matches the value of load_digit.

4.Now type in the command run 100 ns in the SimControl window to view the message from the testbench. It will confirm that digit 1 was found.

Signalscan Waves

Signalscan waves is a powerful tool for analyzing your simulation. It plays an important role in the verification cycle, letting you analyze large amounts of complex simulation data quickly and accurately. This section introduces you to a few commonly used features of the viewer.

At this point in the tutorial, the waveform viewer is presently zoomed in to the end of the simulation.

1.Use the left mouse button to click on the ZmOutXFull button on the waveform Tool Bar. Now use the ZoomInX button to zoom in until you can view the transitions on the address bus. This will take several clicks with the left mouse button as you zoom in more each time.

2.With the name address selected, select Edit—Expand to view the individual bits of this four-bit bus.

3.Now create a bus out of the scan_in signals. Select the two signals scan_in0 and scan_in1. Use the mouse to drag the cursor over the signal names while pressing the left mouse button. Select Edit—Create—Bus.

On the Make Bus From Selected Variables(s) form, the name scan_in is shown as the default name for the bus to be created. Replace Original is already selected. The individual bits will disappear when the bus is formed. Click the OK button. This creates the bus scan_in%[0:1].

4.You can further navigate through the waveform window by selecting a signal transition with the left mouse button to place one cursor, using the middle mouse button to place a

December 2000

22

Product Version 3.2

Соседние файлы в папке dsd-07=Verilog