Добавил:

Andrey Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Санкт-Петербургский государственный электротехнический университет "ЛЭТИ"

Предмет:

Электротехника

Файл:

8XC196Kx,8XC196Jx,87C196CA microcontroller family user's manual.1995.pdf

Скачиваний:

Добавлен:

23.08.2013

Размер:

3.97 Mб

Скачать

☆

<<< < Предыдущая 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126127 / 131127 128 129 130 131 > Следующая >>>

APPENDIX B

SIGNAL DESCRIPTIONS

This appendix provides reference information for the pin functions of the 8XC196Kx, 8XC196Jx, and 87C196CA.

B.1 SIGNAL NAME CHANGES

The names of some 8XC196Kx and 8XC196Jx signals have been changed for consistency with other MCS® 96 microcontrollers. Table B-1 lists the old and new names.

Table B-1. Signal Name Changes

Name in 8XC196Kx User’s Manual	New Name

BUSW	BUSWIDTH
INTINTOUT#	INTOUT#

B.2 FUNCTIONAL GROUPINGS OF SIGNALS

Tables B-2, B-3, and B-4 list the signals for the 8XC196Kx, 8XC196Jx, and 87C196CA, respectively, grouped by function. A diagram of each package that is currently available shows the pin location of each signal.

NOTE

As new packages are supported, they will be added to the datasheets first. If your package type is not shown in this appendix, refer to the latest datasheet to find the pin locations.

B-1

8XC196Kx, Jx, CA USER’S MANUAL

Table B-2. 8XC196Kx Signals Arranged by Functional Categories

Input/Output	Input/Output (Cont’d)		Programming	Bus Control & Status
Input/Output	Input/Output (Cont’d)		Control	Bus Control & Status
			Control
P0.7:0/ACH7:0	P6.5/SD0	AINC#		ALE/ADV#
P1.0/EPA0/T2CLK	P6.6/SC1	CPVER		BHE#/WRH#
P1.1/EPA1	P6.7/SD1	PACT#		BREQ#
P1.2/EPA2/T2DIR		PALE#		BUSWIDTH
P1.7:3/EPA7:3	Processor Control	PBUS.15:0		CLKOUT
P2.0/TXD	EA#	PMODE.3:0		HOLD#
P2.1/RXD	EXTINT	PROG#		HLDA#
P2.7:2	NMI	PVER		INST
P3.7:0	ONCE#			INTOUT#
P4.7:0	RESET#		Power & Ground	READY
P5.7:0	SLPINT	ANGND		RD#
P6.0/EPA8/COMP0	XTAL1	V	CC	SLPALE†
P6.1/EPA9/COMP1	XTAL2	VPP		SLPCS#†
P6.2/T1CLK		V		SLPWR#†
		REF
P6.3/T1DIR	Address & Data	V	SS	SLPRD#†
P6.4/SC0	AD15:0			WR#/WRL#
	SLP7:0†
† Slave port signal

B-2

SIGNAL DESCRIPTIONS

P5.2/ WR# / WRL# / SLPWR#

P5.5/ BHE# / WRH#

P5.3/ RD# / SLPRD#

P5.0/ ADV# / ALE / SLPALE

P5.1/ INST / SLPCS#

P5.6/ READY

P5.4/ SLPINT

XTAL1

XTAL2

P6.7/ SD1

P6.6/ SC1

P6.5/ SD0

P6.4/ SC0

P6.3/ T1DIR

9 8 7 6 5 4 3 2 1

68 67 66 65 64 63 62 61

P5.7 / BUSWIDTH

P6.2

/ T1CLK

AD15 / P4.7 / PBUS.15

P6.1

/ EPA9 / COMP1

AD14 / P4.6 / PBUS.14

P6.0

/ EPA8 / COMP0

AD13 / P4.5 / PBUS.13

P1.0

/ EPA0 / T2CLK

AD12 / P4.4 / PBUS.12

P1.1

/ EPA1

AD11 / P4.3 / PBUS.11

8XC196Kx

P1.2

/ EPA2 / T2DIR

AD10 / P4.2 / PBUS.10

P1.3

/ EPA3

AD9 / P4.1 / PBUS.9

P1.4

/ EPA4

AD8 / P4.0 / PBUS.8

View of component as

P1.5

/ EPA5

AD7 / P3.7 / SLP7 / PBUS.7

P1.6

/ EPA6

AD6 / P3.6 / SLP6 / PBUS.6

mounted on PC board

P1.7

/ EPA7

AD5 / P3.5 / SLP5 / PBUS.5

VREF

AD4 / P3.4 / SLP4 / PBUS.4

ANGND

AD3 / P3.3 / SLP3 / PBUS.3

P0.7

/ ACH7 / PMODE.3

AD2 / P3.2 / SLP2 / PBUS.2

P0.6

/ ACH6 / PMODE.2

AD1 / P3.1 / SLP1 / PBUS.1

P0.5

/ ACH5 / PMODE.1

AD0 / P3.0 / SLP0 / PBUS.0

P0.4

/ ACH4 / PMODE.0

RESET#

NMI

EA#

TXD/P2.0 / PVER

RXD/P2.1/ PALE#

EXTINT/P2.2/ PROG#

P2.3/ BREQ#

INTOUT#/P2.4/ AINC#

P2.5/ HOLD#

HLDA#/P2.6/ CPVER

CLKOUT/P2.7/ PACT#

P0.0 / ACH0

P0.1 / ACH1

P0.2 / ACH2

P0.3 / ACH3

Note:

In the 8XC196KR and KQ, ONCE# is multiplexed with P5.4.

In the 8XC196KT and KS, ONCE# is multiplexed with P2.6

A2842-01

Figure B-1. 8XC196Kx 68-lead PLCC Package

B-3

8XC196Kx, Jx, CA USER’S MANUAL

Table B-3. 8XC196Jx Signals Arranged by Functional Categories

Input/Output	Input/Output (Cont’d)	Programming	Bus Control & Status
Input/Output	Input/Output (Cont’d)	Control	Bus Control & Status
		Control
P0.7:2/ACH7:2	P6.1/EPA9/COMP1	AINC#	ALE/ADV#
P1.0/EPA0/T2CLK	P6.4/SC0	CPVER	CLKOUT
P1.1/EPA1	P6.5/SD0	PACT#	RD#
P1.2/EPA2/T2DIR	P6.6/SC1	PALE#	WR#/WRL#
P1.3/EPA3	P6.7/SD1	PBUS.15:0
P2.0/TXD		PMODE.3:0	Address & Data
P2.1/RXD	Processor Control	PROG#	AD15:0
P2.2	EA#	PVER
P2.4	EXTINT
P2.7:6	ONCE#	Power & Ground
P3.7:0	RESET#	ANGND
P4.7:0	XTAL1	VCC
P5.0	XTAL2	VPP
P5.3:2		VREF
P6.0/EPA8/COMP0		VSS

B-4

SIGNAL DESCRIPTIONS

/ PBUS.15

WRL#

P5.3/ RD#

/ ALE

P6.7/ SD1

P6.6/ SC1

P6.5/ SD0

P6.4/ SC0

AD15/ P4.7

P5.2/ WR# /

P5.0/ ADV#

XTAL1

XTAL2

7 6 5 4 3 2 1

52 51 50 49 48 47

AD14 / P4.6 / PBUS.14

P6.1

/ EPA9 / COMP1

AD13 / P4.5 / PBUS.13

P6.0

/ EPA8 / COMP0

AD12 / P4.4 / PBUS.12

P1.0

/ EPA0 / T2CLK

AD11 / P4.3 / PBUS.11

8XC196Jx

P1.1

/ EPA1

AD10 / P4.2 / PBUS.10

P1.2

/ EPA2 / T2DIR

AD9 / P4.1 / PBUS.9

P1.3

/ EPA3

AD8 / P4.0 / PBUS.8

View of component as

VREF

AD7 / P3.7 / PBUS.7

ANGND

AD6 / P3.6 / PBUS.6

mounted on PC board

P0.7

/ ACH7 / PMODE.3

AD5 / P3.5 / PBUS.5

P0.6

/ ACH6 / PMODE.2

AD4 / P3.4 / PBUS.4

P0.5

/ ACH5 / PMODE.1

AD3 / P3.3 / PBUS.3

P0.4

/ ACH4 / PMODE.0

AD2 / P3.2 / PBUS.2

P0.3

/ ACH3

P3.1/AD1/ PBUS.1

P3.0/AD0/ PBUS.0

RESET#

EA#

TXD/P2.0 / PVER

RXD/P2.1/ PALE#

EXTINT/P2.2/ PROG#

P2.4/ AINC#

ONCE#/P2.6/ CPVER

CLKOUT/P2.7/ PACT#

P0.2 / ACH2

A2843-01

Figure B-2. 8XC196Jx 52-lead PLCC Package

B-5

8XC196Kx, Jx, CA USER’S MANUAL

Table B-4. 87C196CA Signals Arranged by Functional Categories

Input/Output	Input/Output (Cont’d)	Programming	Bus Control & Status
Input/Output	Input/Output (Cont’d)	Control	Bus Control & Status
		Control
P0.7:2/ACH7:2	P6.4/SC0	AINC#	ALE/ADV#
P1.0/EPA0/T2CLK	P6.5/SD0	CPVER	WRH#
P1.1/EPA1	P6.6/SC1	PACT#	CLKOUT
P1.2/EPA2/T2DIR	P6.7/SD1	PALE#	READY
P1.3/EPA3	RXCAN	PBUS.15:0	RD#
P2.0/TXD	TXCAN	PMODE.3:0	WR#/WRL#
P2.1/RXD		PROG#
P2.2	Processor Control	PVER	Address & Data
P2.4	EA#		AD15:0
P2.7:6	EXTINT	Power & Ground
P3.7:0	NMI	ANGND
P4.7:0	ONCE#	VCC
P5.0	RESET#	VPP
P5.6:2	XTAL1	VREF
P6.0/EPA8/COMP0	XTAL2	VSS
P6.1/EPA9/COMP1

B-6

SIGNAL DESCRIPTIONS

P5.2/ WR# / WRL#

P5.5/ BHE# / WRH#

P5.3/ RD#

V P5.0/ ADV# / ALE

P5.6/ READY

P5.4

XTAL1

XTAL2

RXCAN

TXCAN

P6.7/ SD1

P6.6/ SC1

P6.5/ SD0

P6.4/ SC0

SS1

9 8 7 6 5 4 3 2 1

68 67 66 65 64 63 62 61

AD15 / P4.7 / PBUS.15

AD14 / P4.6 / PBUS.14

VCC

AD13 / P4.5 / PBUS.13

P6.1

/ EPA9 / COMP1

AD12 / P4.4 / PBUS.12

P6.0

/ EPA8 / COMP0

AD11 / P4.3 / PBUS.11

87C196CA

P1.0

/ EPA0 / T2CLK

AD10 / P4.2 / PBUS.10

P1.1

/ EPA1

AD9 / P4.1 / PBUS.9

P1.2

/ EPA2 / T2DIR

AD8 / P4.0 / PBUS.8

View of component as

P1.3

/ EPA3

AD7 / P3.7 / PBUS.7

AD6 / P3.6 / PBUS.6

mounted on PC board

VREF

AD5 / P3.5 / PBUS.5

ANGND

AD4 / P3.4 / PBUS.4

P0.7

/ ACH7 / PMODE.3

AD3 / P3.3 / PBUS.3

P0.6

/ ACH6 / PMODE.2

AD2 / P3.2 / PBUS.2

P0.5

/ ACH5 / PMODE.1

P0.4

/ ACH4 / PMODE.0

P3.1/AD1/ PBUS.1

P3.0/AD0/ PBUS.0

RESET#

NMI

EA#

TXD/P2.0/ PVER

RXD/P2.1/ PALE#

EXTINT/P2.2/ PROG#

P2.4/ AINC#

ONCE#/P2.6/ CPVER

CLKOUT/P2.7/ PACT#

P0.2/ ACH2

P0.3/ ACH3

A2841-01

Figure B-3. 87C196CA 68-lead PLCC Package

B-7

<<< < Предыдущая 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126127 / 131127 128 129 130 131 > Следующая >>>

Соседние файлы в предмете Электротехника

#
23.08.2013625.4 Кб155.Reference.pdf
#
23.08.20133.76 Mб316.Experiments.pdf
#
23.08.2013355.24 Кб306.PID control.pdf
#
23.08.2013202.94 Кб147.Specifications.pdf
#
23.08.20138.29 Mб528xC196EA microcontroller user's manual.1998.pdf
#
23.08.20133.97 Mб578XC196Kx,8XC196Jx,87C196CA microcontroller family user's manual.1995.pdf
#
23.08.2013344.78 Кб21Aggarwal V.A self-tuning analog PID controller.pdf
#
23.08.2013516.91 Кб16Ait-Kaci H.Warren's abstract machine.A tutorial reconstruction.1999.pdf
#
23.08.20137.44 Mб16Albertos P.Multivariable control systems.An engineering approach.2004.pdf
#
23.08.2013489.88 Кб20Alford C.Digital design VHDL laboratory notes.1996.pdf
#
23.08.2013309.97 Кб12Alvord L.Easy J.2002.pdf