Debug in Depth

B.14 Programming watchpoints

To make a watchpoint unit cause watchpoints on data accesses:

1.Program its address value register with the address of the data access to be watchpointed.

2.Program the address mask register to 0x00000000.

3.Program the data value register only if you require a data-dependent watchpoint, that is, only if you need to match the actual data value read or written as well as the address. If the data value is irrelevant, program the data mask register to 0xFFFFFFFF, all bits set to 1. Otherwise program the data mask register to

0x00000000.

4.Program the control value register with nOPC = 1, nRW = 0 for a read, or nRW = 1 for a write, MAS[1:0] with the value corresponding to the appropriate data size.

5.Program the control mask register with nOPC = 0, nRW = 0, MAS[1:0] = 0 and

all other bits to 1. You can set nRW, or MAS[1:0] to 1 when both reads and writes, or data size accesses are to be watchpointed respectively.

6.If you wish to make the distinction between User and non-User mode data accesses, program the nTRANS bit in the control value and control mask registers accordingly.

7.If required, program the EXTERN, RANGE, and CHAIN bits in the same way.

Note

The above are examples of how to program the watchpoint register to generate breakpoints and watchpoints. Many other ways of programming the registers are possible. For instance, you can provide simple range breakpoints by setting one or more of the address mask bits.

Debug in Depth

B.15 The debug control register

The debug control register is 3 bits wide. Writing control bits occurs during a register write access with the read/write bit HIGH. Reading control bits occurs during a register read access with the read/write bit LOW.

Figure B-9 shows the function of each bit in this register.

Figure B-9 Debug control register format

If Bit 2, INTDIS, is asserted, the interrupt enable signal, IFEN of the core is forced LOW. Therefore. all interrupts, IRQ and FIQ, are disabled during debugging, DBGACK is HIGH, or if the INTDIS bit is asserted. The IFEN signal is driven as listed in Table B-7.

Table B-7 Interrupt signal control

Bits 1 and 0 enable the values on DBGRQ and DBGACK to be forced.

Figure B-11 on page B-51 shows that the value stored in bit 1 of the control register is synchronized and then ORed with the external DBGRQ before being applied to the processor. The output of this OR gate is the signal DBGRQI which is brought out externally from the macrocell.

The synchronization between control bit 1 and DBGRQI is to assist in multiprocessor environments. The synchronization latch only opens when the TAP controller state machine is in the RUN-TEST-IDLE state. This enables an enter debug condition to be set up in all the processors in the system while they are still running. When the condition is set up in all the processors, it can then be applied to them simultaneously by entering the RUN-TEST-IDLE state.

Debug in Depth

In the case of DBGACK, the value of DBGACK from the core is ORed with the value held in bit 0 to generate the external value of DBGACK seen at the periphery of the ARM7TDMI core. This enables the debug system to signal to the rest of the system that the core is still being debugged even when system-speed accesses are being performed, in which case the internal DBGACK signal from the core is LOW.

Debug in Depth

B.16 The debug status register

The debug status register is 5 bits wide. If it is accessed for a write, with the read/write bit set, the status bits are written. If it is accessed for a read, with the read/write bit clear, the status bits are read. The format of the debug status register is shown in Figure B-10.

Figure B-10 Debug status register format

The function of each bit in this register is as follows:

The structure of the debug control and status registers is shown in Figure B-11 on page B-51.

Debug in Depth

Bit 2

Bit 2

Figure B-11 Debug control and status register structure