Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
CS 220 / ARM / ARM7TDMI_TechnicalReferenceManual.pdf
Скачиваний:
107
Добавлен:
16.04.2015
Размер:
1.63 Mб
Скачать

Coprocessor Interface

4.4.6Coprocessor data operations

Coprocessor data operations, CDP instructions, perform processing operations on the data held in the coprocessor register bank. No information is transferred between the ARM7TDMI processor and the coprocessor as a result of this operation. An example sequence is shown in Figure 4-3.

MCLK

Fetch stage

ADD

SUB

MCR

TST

SUB

 

Decode stage

 

ADD

SUB

MCR

TST

SUB

Execute stage

ADD

SUB

MCR

TST

SUB

nCPI (from ARM)

CPA (from coprocessor)

CPB (from coprocessor)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D[31:0]

 

 

 

Instr fetch

 

Instr fetch

 

Instr fetch

 

Instr fetch

 

Instr fetch

 

Instr fetch

 

 

 

 

 

 

(ADD)

 

(SUB)

 

(MCR)

 

(TST)

 

(SUB)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 4-3 Coprocessor data operation sequence

4.4.7Coprocessor load and store operations

The coprocessor load and store instructions are used to transfer data between a coprocessor and memory. They can be used to transfer either a single word of data, or a number of the coprocessor registers. There is no limit to the number of words of data that can be transferred by a single LDC or STC instruction, but by convention no more than 16 words should be transferred in a single instruction. An example sequence is shown in Figure 4-4 on page 4-11.

Note

If you transfer more than 16 words of data in a single instruction, the worst case interrupt latency of the ARM7TDMI processor increases.

4-10

Copyright © 1994-2001. All rights reserved.

ARM DDI 0029G

 

 

 

 

 

 

 

 

 

 

Coprocessor Interface

MCLK

 

 

 

 

 

 

 

 

 

 

 

 

Fetch stage

ADD

SUB

LDC n=4

TST

 

 

SUB

 

 

 

 

Decode

 

ADD

 

SUB

LDC

 

 

TST

 

 

SUB

 

stage

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Execute

 

 

 

ADD

SUB

 

 

LDC

 

 

TST

SUB

stage

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

nCPI

 

 

 

 

 

 

 

 

 

 

 

 

CPA

 

 

 

 

 

 

 

 

 

 

 

 

CPB

 

 

 

 

 

 

 

 

 

 

 

 

D[31:0]

Instr fetch

Instr fetch

Instr fetch

Instr fetch

Instr fetch

CP Data

CP Data

CP Data

CP Data

Instr fetch

 

(ADD)

(SUB)

 

(LDC)

(TST)

(SUB)

 

 

 

 

 

 

 

 

 

Figure 4-4 Coprocessor load sequence

ARM DDI 0029G

Copyright © 1994-2001. All rights reserved.

4-11

Соседние файлы в папке ARM