- •Release History
- •Contents
- •List of Figures
- •List of Tables
- •1 TMS320TCI6616 Features
- •1.1 KeyStone Architecture
- •1.2 Device Description
- •1.3 Functional Block Diagram
- •2 Device Overview
- •2.1 Device Characteristics
- •2.2 CPU (DSP Core) Description
- •2.3 Memory Map Summary
- •2.4 Boot Sequence
- •2.5 Boot Modes Supported and PLL Settings
- •2.5.1 Boot Device Field
- •2.5.2 Device Configuration Field
- •2.5.2.1 No Boot Device Configuration
- •2.5.2.2 Serial Rapid I/O Boot Device Configuration
- •2.5.2.3 Ethernet (SGMII) Boot Device Configuration
- •2.5.2.4 PCI Boot Device Configuration
- •2.5.2.5 I2C Boot Device Configuration
- •2.5.2.6 SPI Boot Device Configuration
- •2.5.2.7 HyperLink Boot Device Configuration
- •2.5.3 PLL Settings
- •2.6 Second-Level Bootloaders
- •2.7 Terminals
- •2.8 Terminal Functions
- •2.9 Development
- •2.9.1 Development Support
- •2.9.2 Device Support
- •Related Documentation from Texas Instruments
- •3 Device Configuration
- •3.1 Device Configuration at Device Reset
- •3.2 Peripheral Selection After Device Reset
- •3.3 Device State Control Registers
- •3.3.1 Device Status (DEVSTAT) Register
- •3.3.2 Device Configuration Register
- •3.3.3 JTAG ID (JTAGID) Register Description
- •3.3.4 Kicker Mechanism (KICK0 and KICK1) Register
- •3.3.5 LRESETNMI PIN Status (LRSTNMIPINSTAT) Register
- •3.3.6 LRESETNMI PIN Status Clear (LRSTNMIPINSTAT_CLR) Register
- •3.3.7 Reset Status (RESET_STAT) Register
- •3.3.8 Reset Status Clear (RESET_STAT_CLR) Register
- •3.3.9 Boot Complete (BOOTCOMPLETE) Register
- •3.3.10 Power State Control (PWRSTATECTL) Register
- •3.3.11 NMI Even Generation to CorePac (NMIGRx) Register
- •3.3.12 IPC Generation (IPCGRx) Registers
- •3.3.13 IPC Acknowledgement (IPCARx) Registers
- •3.3.14 IPC Generation Host (IPCGRH) Register
- •3.3.15 IPC Acknowledgement Host (IPCARH) Register
- •3.3.16 Timer Input Selection Register (TINPSEL)
- •3.3.17 Timer Output Selection Register (TOUTPSEL)
- •3.3.18 Reset Mux (RSTMUXx) Register
- •3.4 Pullup/Pulldown Resistors
- •4 System Interconnect
- •4.1 Internal Buses, Bridges, and Switch Fabrics
- •4.2 Data Switch Fabric Connections
- •4.3 Configuration Switch Fabric
- •4.4 Bus Priorities
- •5 C66x CorePac
- •5.1 Memory Architecture
- •5.1.1 L1P Memory
- •5.1.2 L1D Memory
- •5.1.3 L2 Memory
- •5.1.4 MSM SRAM
- •5.1.5 L3 Memory
- •5.2 Memory Protection
- •5.3 Bandwidth Management
- •5.4 Power-Down Control
- •5.5 CorePac Resets
- •5.6 CorePac Revision
- •5.7 C66x CorePac Register Descriptions
- •6 Device Operating Conditions
- •6.1 Absolute Maximum Ratings
- •6.2 Recommended Operating Conditions
- •6.3 Electrical Characteristics
- •7 TMS320TCI6616 Peripheral Information and Electrical Specifications
- •7.1 Parameter Information
- •7.1.1 1.8-V Signal Transition Levels
- •7.1.2 Timing Parameters and Board Routing Analysis
- •7.2 Recommended Clock and Control Signal Transition Behavior
- •7.3 Power Supplies
- •7.3.1 Power-Up Sequencing
- •7.3.1.1 Core-Before-IO Power Sequencing
- •7.3.1.2 IO-Before-Core Power Sequencing
- •7.3.1.3 Prolonged Resets
- •7.3.2 Power-Down Sequence
- •7.3.3 Power Supply Decoupling and Bulk Capacitors
- •7.3.4 SmartReflex
- •7.4 Enhanced Direct Memory Access (EDMA3) Controller
- •7.4.1 EDMA3 Device-Specific Information
- •7.4.2 EDMA3 Channel Synchronization Events
- •7.5 Interrupts
- •7.5.1 Interrupt Sources and Interrupt Controller
- •7.5.2 INTC Registers
- •7.5.2.1 INTC0 Register Map
- •7.5.2.2 INTC1 Register Map
- •7.5.2.3 INTC2 Register Map
- •7.5.3 Inter-Processor Register Map
- •7.5.4 NMI and LRESET
- •7.5.5 External Interrupts Electrical Data/Timing
- •7.6 Memory Protection Unit (MPU)
- •7.6.1 MPU Registers
- •7.6.1.1 MPU Register Map
- •7.6.1.2 Device-Specific MPU Registers
- •7.6.2 MPU Programmable Range Registers
- •7.6.2.1 Programmable Range n Start Address Register (PROGn_MPSAR)
- •7.6.2.2 Programmable Range n - End Address Register (PROGn_MPEAR)
- •7.6.2.3 Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPA)
- •7.7 Reset Controller
- •7.7.1 Power-on Reset
- •7.7.2 Hard Reset
- •7.7.3 Soft Reset
- •7.7.4 Local Reset
- •7.7.5 Reset Priority
- •7.7.6 Reset Controller Register
- •7.7.7 Reset Electrical Data/Timing
- •7.8 Main PLL and the PLL Controller
- •7.8.1 Main PLL Controller Device-Specific Information
- •7.8.1.1 Internal Clocks and Maximum Operating Frequencies
- •7.8.1.2 Main PLL Controller Operating Modes
- •7.8.1.3 Main PLL Stabilization, Lock, and Reset Times
- •7.8.2 PLL Controller Memory Map
- •7.8.2.1 PLL Secondary Control Register (SECCTL)
- •7.8.2.2 PLL Controller Divider Register (PLLDIV2, PLLDIV5, PLLDIV8)
- •7.8.2.3 PLL Controller Clock Align Control Register (ALNCTL)
- •7.8.2.4 PLLDIV Divider Ratio Change Status Register (DCHANGE)
- •7.8.2.5 SYSCLK Status Register (SYSTAT)
- •7.8.2.6 Reset Type Status Register (RSTYPE)
- •7.8.2.7 Reset Control Register (RSTCTRL)
- •7.8.2.8 Reset Configuration Register (RSTCFG)
- •7.8.2.9 Reset Isolation Register (RSISO)
- •7.8.3 Main PLL Control Registers
- •7.8.4 Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Electrical Data/Timing
- •7.9.1 DDR3 PLL Control Register
- •7.9.2 DDR3 PLL Device-Specific Information
- •7.9.3 DDR3 PLL Input Clock Electrical Data/Timing
- •7.10 PASS PLL
- •7.10.1 PASS PLL Control Register
- •7.10.2 PASS PLL Device-Specific Information
- •7.10.3 PASS PLL Input Clock Electrical Data/Timing
- •7.11 DDR3 Memory Controller
- •7.11.1 DDR3 Memory Controller Device-Specific Information
- •7.11.2 DDR3 Memory Controller Electrical Data/Timing
- •7.12 I2C Peripheral
- •7.12.1 I2C Device-Specific Information
- •7.12.2 I2C Peripheral Register Description(s)
- •7.12.3 I2C Electrical Data/Timing
- •7.12.3.1 Inter-Integrated Circuits (I2C) Timing
- •7.13 SPI Peripheral
- •7.13.1 SPI Electrical Data/Timing
- •7.13.1.1 SPI Timing
- •7.14 HyperLink Peripheral
- •7.15 UART Peripheral
- •7.16 PCIe Peripheral
- •7.17 Packet Accelerator
- •7.18 Security Accelerator
- •7.19 Ethernet MAC (EMAC)
- •7.20 Management Data Input/Output (MDIO)
- •7.21 Timers
- •7.21.1 Timers Device-Specific Information
- •7.21.2 Timers Electrical Data/Timing
- •7.22 Rake Search Accelerator (RSA)
- •7.23 Enhanced Viterbi-Decoder Coprocessor (VCP2)
- •7.24 Third-Generation Turbo Decoder Coprocessor (TCP3d)
- •7.25 Turbo Encoder Coprocessor (TCP3e)
- •7.26 Serial RapidIO (SRIO) Port
- •7.27 General-Purpose Input/Output (GPIO)
- •7.27.1 GPIO Device-Specific Information
- •7.27.2 GPIO Electrical Data/Timing
- •7.28 Semaphore2
- •7.29 Antenna Interface Subsystem 2
- •7.32 FFTC
- •7.33 Emulation Features and Capability
- •7.33.1 Advanced Event Triggering (AET)
- •7.33.2 Trace
- •7.33.2.1 Trace Electrical Data/Timing
- •7.33.3 IEEE 1149.1 JTAG
- •7.33.3.1 IEEE 1149.1 JTAG Compatibility Statement
- •7.33.3.2 JTAG Electrical Data/Timing
- •8 Mechanical Data
- •8.1 Packaging Information
- •8.2 Package CYP
TMS320TCI6616
Communications Infrastructure KeyStone SoC
www.ti.com |
SPRS624A—January 2011 |
|
4 System Interconnect
On the TMS320TCI6616 device, the C66x CorePac, the EDMA3 transfer controllers, and the system peripherals are interconnected through two switch fabrics. The switch fabrics allow for low-latency, concurrent data transfers between master peripherals and slave peripherals. The switch fabrics also allow for seamless arbitration between the system masters when accessing system slaves.
4.1 Internal Buses, Bridges, and Switch Fabrics
Two types of buses exist in the device: data buses and configuration buses. Some peripherals have both a data bus and a configuration bus interface, while others only have one type of interface. Furthermore, the bus interface width and speed varies from peripheral to peripheral. Configuration buses are mainly used to access the register space of a peripheral and the data buses are used mainly for data transfers. However, in some cases, the configuration bus is also used to transfer data. For example, data is transferred to the VCP2 via its configuration bus. Similarly, the data bus can also be used to access the register space of a peripheral. For example, the DDR3 memory controller registers are accessed through their data bus interface.
The C66x CorePac, the EDMA3 traffic controllers, and the various system peripherals can be classified into two categories: masters and slaves.
Masters are capable of initiating read and write transfers in the system and do not rely on the EDMA3 for their data transfers. Slaves on the other hand rely on the EDMA3 to perform transfers to and from them. Examples of masters include the EDMA3 traffic controllers, SRIO, and EMAC. Examples of slaves include the SPI, UART, and I2C.
The device contains two switch fabrics (the TeraNet) through which masters and slaves communicate. The data switch fabric, known as the data switched central resource (SCR), is a high-throughput interconnect mainly used to move data across the system (for more information, see Section 4.2 ‘‘Data Switch Fabric Connections’’). The data SCR is further divided into two smaller SCRs. One connects very high speed masters to slaves via 256-bit data buses running at a CPU/2 frequency. The other connects masters to slaves via 128-bit data buses running at a CPU/3 frequency. Peripherals that match the native bus width of the SCR it’s connected to can connect directly to the data SCR; other peripherals require a bridge.
The configuration switch fabric, also known as the configuration switch central resource (SCR), is mainly used to access peripheral registers (for more information, see Section 4.3 ‘‘Configuration Switch Fabric’’). The configuration SCR connects the C66x CorePac and masters on the data switch fabric to slaves via
32-bit configuration buses running at a CPU/3 frequency. As with the data SCR, some peripherals require the use of a bridge to interface to the configuration SCR.
Bridges perform a variety of functions:
•Conversion between configuration bus and data bus.
•Width conversion between peripheral bus width and SCR bus width.
•Frequency conversion between peripheral bus frequency and SCR bus frequency.
ADVANCE INFORMATION
Copyright 2011 Texas Instruments Incorporated |
77 |
INFORMATION ADVANCE
TMS320TCI6616
Communications Infrastructure KeyStone SoC
SPRS624A—January 2011 |
www.ti.com |
|
4.2 Data Switch Fabric Connections
A detailed figure will be added here for a future release. Connection information is shown in the tables below.
Table 4-1 |
CPU/2 Data SCR Connection Matrix |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Slave |
|
|
|
|
|
|
|
|
|
|
To CPU/3 Data SCR |
|
|
|
|
|
|
|
|
|
|
|
Masters |
|
HyperLink_Slave |
MSMC_SMS |
MSMC_SES |
Br_1 |
Br_2 |
Br_3 |
Br_4 |
TPCC0 TC0_RD |
|
Y |
Y |
Y |
N |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
TPCC0 TC0_WR |
|
Y |
Y |
Y |
N |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
TPCC0 TC1_RD |
|
Y |
Y |
Y |
N |
N |
Y |
N |
|
|
|
|
|
|
|
|
|
TPCC0 TC1_WR |
|
Y |
Y |
Y |
N |
N |
Y |
N |
|
|
|
|
|
|
|
|
|
HyperLink_Master |
N |
Y |
Y |
Y |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
MSMC_master |
|
Y |
N |
N |
N |
N |
N |
Y |
|
|
|
|
|
|
|
|
|
From CPU/3 Data SCR Br_5 |
Y |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
From CPU/3 Data SCR Br_6 |
Y |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
From CPU/3 Data SCR Br_7 |
Y |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
From CPU/3 Data SCR Br_8 |
Y |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
From CPU/3 Data SCR Br_9 |
Y |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
From CPU/3 Data SCR Br_10 |
Y |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
End of Table 4-1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
78 |
Copyright 2011 Texas Instruments Incorporated |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TMS320TCI6616 |
|||||
|
|
|
|
|
|
|
|
|
|
Communications Infrastructure KeyStone SoC |
|||||||||||||||
www.ti.com |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SPRS624A—January 2011 |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Table 4-2 |
CPU/3 Data SCR Connection |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Slaves |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SCR_3_A Masters |
CorePac 0 SDMA |
CorePac 1 SDMA |
CorePac 2 SDMA |
CorePac 3 SDMA |
SRIO Data Slave |
Br 11 for (boot ROM, SPI) |
PCIe Slave |
QM Slave |
Br 5 (to CPU/2 Data SCR) |
Br 6 (to CPU/2 Data SCR) |
Br 7 (to CPU/2 Data SCR) |
Br 8 (to CPU/2 Data SCR) |
|
Br 9 (to CPU/2 Data SCR) |
Br 10 (to CPU/2 Data SCR) |
Br 12 (to Config SCR) |
Br 13 (to Config SCR) |
Br 14 (to Config SCR) |
VCP2 |
TCP3d |
TCP3e RD |
TCP3e WR |
TAC BE |
RAC Slave |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
HyperLink master |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
|
N |
N |
Y |
N |
N |
Y |
Y |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC0 TC0 |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
|
N |
N |
Y |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC0 TC1 |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
N |
|
N |
N |
Y |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC0_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
Y |
N |
N |
N |
|
N |
N |
Y |
N |
N |
N |
N |
N |
N |
N |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC0_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
Y |
N |
N |
N |
|
N |
N |
Y |
N |
N |
N |
N |
N |
N |
N |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC1_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
Y |
N |
N |
|
N |
N |
N |
Y |
N |
N |
N |
N |
N |
N |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC1_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
Y |
N |
N |
|
N |
N |
N |
Y |
N |
N |
N |
N |
N |
N |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC2_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
|
N |
N |
N |
N |
Y |
N |
N |
N |
N |
Y |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC2_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
|
N |
N |
N |
N |
Y |
N |
N |
N |
N |
Y |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC3_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
Y |
|
N |
N |
Y |
N |
N |
N |
N |
N |
N |
Y |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC1_TC3_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
Y |
|
N |
N |
Y |
N |
N |
N |
N |
N |
N |
Y |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC0_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
N |
|
Y |
N |
Y |
N |
N |
Y |
Y |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC0_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
N |
|
Y |
N |
Y |
N |
N |
Y |
Y |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC1_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
|
N |
Y |
N |
Y |
N |
Y |
Y |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC1_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
|
N |
Y |
N |
Y |
N |
Y |
Y |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC2_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
Y |
N |
N |
N |
|
N |
N |
Y |
N |
N |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC2_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
Y |
N |
N |
N |
|
N |
N |
Y |
N |
N |
Y |
Y |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC3_RD |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
Y |
N |
N |
|
N |
N |
N |
N |
Y |
Y |
N |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TPCC2_TC3_WR |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
Y |
N |
N |
|
N |
N |
N |
N |
Y |
Y |
N |
Y |
Y |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SRIO Messaging |
|
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
N |
N |
N |
|
Y |
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SRIO Data |
|
Y |
Y |
Y |
Y |
N |
Y |
N |
Y |
N |
N |
Y |
N |
|
N |
N |
Y |
N |
N |
Y |
Y |
Y |
Y |
Y |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PCIe_Master |
|
Y |
Y |
Y |
Y |
N |
Y |
N |
Y |
N |
N |
Y |
N |
|
N |
N |
Y |
N |
N |
Y |
Y |
Y |
Y |
Y |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Packet Accelerator_Data_Master |
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
N |
N |
N |
|
N |
Y |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Br_4 (MSMC_Data_Master) |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
|
N |
N |
Y |
N |
N |
Y |
Y |
Y |
Y |
Y |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Queue Manager |
|
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
N |
N |
Y |
|
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
FFTC_B |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
N |
N |
N |
N |
|
N |
Y |
Y |
N |
N |
Y |
Y |
Y |
Y |
Y |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
AIF |
|
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
N |
Y |
N |
|
N |
N |
N |
N |
N |
N |
N |
N |
N |
Y |
Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
FFTC_A |
|
Y |
Y |
Y |
Y |
N |
N |
N |
Y |
N |
Y |
N |
N |
|
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RAC_BE0 |
|
Y |
Y |
Y |
Y |
N |
N |
N |
N |
N |
N |
Y |
N |
|
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RAC_BE1 |
|
Y |
Y |
Y |
Y |
N |
N |
N |
N |
N |
N |
N |
Y |
|
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TAC_FE |
|
Y |
Y |
Y |
Y |
N |
N |
N |
N |
N |
N |
N |
N |
|
Y |
N |
N |
N |
N |
N |
N |
N |
N |
N |
N |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
End of Table 4-2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4.3 Configuration Switch Fabric
A detailed figure will be added here for a future release. All masters can talk to all slaves on the configuration switch fabric.
Copyright 2011 Texas Instruments Incorporated |
79 |
ADVANCE INFORMATION
INFORMATION ADVANCE
TMS320TCI6616
Communications Infrastructure KeyStone SoC
SPRS624A—January 2011 |
www.ti.com |
|
4.4 Bus Priorities
The priority level of all master peripheral traffic is defined at the TeraNet boundary. User programmable priority registers will be present to allow software configuration of the data traffic through the TeraNet. Note that a lower number means higher priority - PRI = 000b = urgent, PRI = 111b = low.
All other masters provide their priority directly and do not need a default priority setting. Examples include the CorePacs, whose priorities are set through software in the UMC control registers. All the Packet DMA based peripherals also have internal registers to define the priority level of their initiated transactions.
The Packet DMA secondary port is one master port that does not have priority allocation register inside the IP. The priority level for transaction from this master port is described by PKTDMA_PRI_ALLOC register in Figure 4-1 and Table 4-3.
Figure 4-1 |
Packed DMA Priority Allocation Register (PKTDMA_PRI_ALLOC) |
|
|
|
|
|
|
|||
31 |
16 |
15 |
10 |
9 |
8 |
7 |
4 |
3 |
2 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
Reserved |
|
|
|
|
|
|
PKTDMA_PRI |
|
|
|
|
|
|
|
|
||||
|
R/W-00000000000000000000001000011 |
|
|
|
|
RW-000 |
||||
Legend: R = Read only; R/W = Read/Write; -n = value after reset |
|
|
|
|
|
|
|
|
Table 4-3 |
Packed DMA Priority Allocation Register (PKTDMA_PRI_ALLOC) Field Descriptions |
||
|
|
|
|
Bit |
Acronym |
Description |
|
31-10 |
Reserved |
Reserved. |
|
|
|
|
|
2-0 |
PKDTDMA_PRI |
Control the priority level for the transactions from Packet DMA Master port, which access the external linking |
|
|
|
|
RAM. |
|
|
|
|
End of Table 4-3 |
|
|
|
|
|
|
|
For all other modules, see the respective User Guides in ‘‘Related Documentation from Texas Instruments’’ on page 59 for programmable priority registers.
80 |
Copyright 2011 Texas Instruments Incorporated |