
- •Summary
- •Key Features
- •Features (Continued)
- •General Description
- •ADSP-21160M Family Core Architecture
- •SIMD Computational Engine
- •Independent, Parallel Computation Units
- •Data Register File
- •Single-Cycle Fetch of Instruction and Four Operands
- •Instruction Cache
- •Flexible Instruction Set
- •ADSP-21160M Memory and I/O Interface Features
- •Dual-Ported On-Chip Memory
- •Off-Chip Memory and Peripherals Interface
- •DMA Controller
- •Multiprocessing
- •Link Ports
- •Serial Ports
- •Host Processor Interface
- •Program Booting
- •Phased Locked Loop
- •Power Supplies
- •Development Tools
- •Designing an Emulator-Compatible DSP Board (Target)
- •Target Board Header
- •JTAG Emulator Pod Connector
- •Design-for-Emulation Circuit Information
- •Additional Information
- •Pin Function Descriptions
- •ADSP-21160M specifications
- •ABSOLUTE MAXIMUM RATINGS
- •ESD SENSITIVITY
- •Timing Specifications
- •Clock Input
- •Reset
- •Interrupts
- •Timer
- •Flags
- •Memory Read—Bus Master
- •Memory Write—Bus Master
- •Synchronous Read/Write—Bus Master
- •Synchronous Read/Write—Bus Slave
- •Multiprocessor Bus Request and Host Bus Request
- •Asynchronous Read/Write—Host to ADSP-21160M
- •Three-State Timing—Bus Master and Bus Slave
- •DMA Handshake
- •Link Ports
- •Serial Ports
- •JTAG Test Access Port and Emulation
- •Output Drive Currents
- •Power Dissipation
- •Test Conditions
- •Output Disable Time
- •Output Enable Time
- •Example System Hold Time Calculation
- •Capacitive Loading
- •Environmental Conditions
- •Thermal Characteristics
- •400-ball Metric PBGA Pin Configurations
- •Outline Dimensions
- •Ordering Guide

ADSP-21160M
OUTLINE DIMENSIONS
The ADSP-21160M comes in a 27mm 27mm, 400-ball Metric PBGA package with 20 rows of balls.
|
|
400-BALL METRIC PBGA (B-400) |
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6 4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
$ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
% |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
& |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
' |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
( |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
+ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- |
|
6 4 |
|
%6& |
|
|
|
|
|
|
|
|
|
|
. |
|
6 4 |
|
|
|
|
|
|
|
|
|
|
/ |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
3 |
|
|
|
|
|
%6& |
|
|
|
|
|
|
|
|
|
5 |
|
|
|
|
%$// 3 ,7&+ |
|
|
|
|
|
|
|
|
|
7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
: |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
< |
|
723 9,( : |
|
|
|
|
|
%27720 9 ,( : |
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
'(7 |
$ ,/ $ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 27( 6 |
6 ( $7,1 * |
|
|
|
|
|
|
||
$// ',0 ( 1 6 ,2 16 $ 5( ,1 0 ,//,0 ( 7( 5 6 ( ; &( 3 7 ',0 ( 1 6 ,2 1 $ 7 %$// |
3 /$1 ( |
|
|
|
|
|
|||
3 ,7&+ ,6 ,1 ,1 &+ ( 6 |
|
|
|
|
|
|
|
||
|
|
|
|
|
&(1 7( 5 ),* 85 ( 6 $5 ( 1 20 ,1 $/ ',0 (1 6 ,2 16 |
|
|
0 $ ; |
|
|
%$// ',$ 0 ( 7( 5 |
|
||
7+( $ &78 $/ 32 6 ,7,21 2 ) 7+ ( %$ // * 5 ,' ,6 : ,7+,1 2 ) ,76 ,'( $ / |
|
|
|
|
|
|
|
|
|
3 26 ,7,2 1 5 ( /$7,9 ( 72 7+ ( 3$ &.$* ( ( '* ( 6 |
|
'(7 |
$ ,/ $ |
|
|
|
7+( $ &78 $/ 3 2 6 ,7,2 1 2 ) ( $&+ %$// ,6 : ,7+,1 2 ) ,76 ,'( $ /
3 26 ,7,2 1 5 ( /$7,9 ( 72 7+( %$// * 5 ,'
REV. 0 |
–51– |
ADSP-21160M
ORDERING GUIDE
Part Number1, 2 |
Case Temperature |
Instruction Rate |
On-Chip |
Operating Voltage |
|
Range |
SRAM |
||||
|
|
|
|||
|
|
|
|
|
|
ADSP-21160MKB-80 |
0°C to 85°C |
80 MHz |
4 Mbit |
2.5 INT/3.3 EXT V |
1B = Plastic Ball Grid Array (PBGA) package.
2See ADSP-21160N data sheet for ordering information for higher-performance derivative.
C02426–2.5–4/01(0)
PRINTED IN U.S.A.
–52– |
REV. 0 |