- •Summary
- •Key Features
- •Features (Continued)
- •General Description
- •ADSP-21160M Family Core Architecture
- •SIMD Computational Engine
- •Independent, Parallel Computation Units
- •Data Register File
- •Single-Cycle Fetch of Instruction and Four Operands
- •Instruction Cache
- •Flexible Instruction Set
- •ADSP-21160M Memory and I/O Interface Features
- •Dual-Ported On-Chip Memory
- •Off-Chip Memory and Peripherals Interface
- •DMA Controller
- •Multiprocessing
- •Link Ports
- •Serial Ports
- •Host Processor Interface
- •Program Booting
- •Phased Locked Loop
- •Power Supplies
- •Development Tools
- •Designing an Emulator-Compatible DSP Board (Target)
- •Target Board Header
- •JTAG Emulator Pod Connector
- •Design-for-Emulation Circuit Information
- •Additional Information
- •Pin Function Descriptions
- •ADSP-21160M specifications
- •ABSOLUTE MAXIMUM RATINGS
- •ESD SENSITIVITY
- •Timing Specifications
- •Clock Input
- •Reset
- •Interrupts
- •Timer
- •Flags
- •Memory Read—Bus Master
- •Memory Write—Bus Master
- •Synchronous Read/Write—Bus Master
- •Synchronous Read/Write—Bus Slave
- •Multiprocessor Bus Request and Host Bus Request
- •Asynchronous Read/Write—Host to ADSP-21160M
- •Three-State Timing—Bus Master and Bus Slave
- •DMA Handshake
- •Link Ports
- •Serial Ports
- •JTAG Test Access Port and Emulation
- •Output Drive Currents
- •Power Dissipation
- •Test Conditions
- •Output Disable Time
- •Output Enable Time
- •Example System Hold Time Calculation
- •Capacitive Loading
- •Environmental Conditions
- •Thermal Characteristics
- •400-ball Metric PBGA Pin Configurations
- •Outline Dimensions
- •Ordering Guide
a |
DSP MicrocomputerSHARC |
|
|
® |
|
|
|
|
|
ADSP-21160M |
|
SUMMARY |
KEY FEATURES |
|
High-Performance 32-Bit DSP—Applications in Audio, |
80 MHz (12.5 ns) Core Instruction Rate |
|
Medical, Military, Graphics, Imaging, and |
Single-Cycle Instruction Execution, Including SIMD |
|
Communication |
Operations in Both Computational Units |
|
Super Harvard Architecture—Four Independent Buses |
480 MFLOPS Peak and 320 MFLOPS Sustained |
|
for Dual Data Fetch, Instruction Fetch, and |
Performance (Based on FIR) |
|
Nonintrusive, Zero-Overhead I/O |
Dual Data Address Generators (DAGs) with Modulo and |
|
Backwards-Compatible—Assembly Source Level |
Bit-Reverse Addressing |
|
Compatible with Code for ADSP-2106x DSPs |
Zero-Overhead Looping and Single-Cycle Loop Setup, |
|
Single-Instruction-Multiple-Data (SIMD) Computational |
Providing Efficient Program Sequencing |
|
Architecture—Two 32-Bit IEEE Floating-Point |
IEEE 1149.1 JTAG Standard Test Access Port and |
|
Computation Units, Each with a Multiplier, ALU, |
On-Chip Emulation |
|
Shifter, and Register File |
400-Ball 27 27 mm Metric PBGA Package |
|
Integrated Peripherals—Integrated I/O Processor, |
|
|
4 M Bit On-Chip Dual-Ported SRAM, Glueless |
|
|
Multiprocessing Features, and Ports (Serial, Link, |
|
|
External Bus, and JTAG) |
|
|
FUNCTIONAL BLOCK DIAGRAM
|
&25( 352&(6625 |
|
'8$/ 3257(' 65$0 |
|
|
|
||||||
|
|
|
7,0(5 ,16758&7,21 |
|
7:2 ,1'(3(1'(17 |
|
. |
|
-7$* |
|||
|
|
|
|
&$&+( |
|
'8$/ 3257(' %/2&.6 |
%/2& |
/2&. |
|
|||
|
|
|
|
[ %,7 |
|
|
|
|
|
7(67 |
||
|
|
|
|
|
352&(6625 3257 |
, 2 3257 |
(08/$7,21 |
|||||
|
|
|
|
|
$''5 |
'$7$ |
|
'$7$ |
$''5 |
% |
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
$''5 |
'$7$ |
'$7$ |
$''5 |
|
|
||
'$* |
'$* |
352*5$0 |
|
|
|
|
|
|
|
|
||
[ [ |
[ [ |
6(48(1&(5 |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
(;7(51$/ |
|
|
30 $''5(66 %86 |
|
|
|
|
|
,2' |
,2$ |
|
3257 |
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
$''5 %86 |
|
|
'0 $''5(66 %86 |
|
|
|
|
|
|
|
|
08; |
|
|
|
|
|
|
|
|
|
|
|
|
|
08/7,352&(6625 |
|
|
|
|
|
|
|
|
|
|
|
|
,17(5)$&( |
|
|
30 '$7$ %86 |
|
|
|
|
|
|
|
|
||
%86 |
|
|
|
|
|
|
|
|
|
|
|
'$7$ %86 |
&211(&7 |
'0 '$7$ %86 |
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
08; |
|||||
3; |
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
+267 3257 |
|
|
'$7$ |
|
|
|
'$7$ |
|
|
|
|
|
|
|
|
5(*,67(5 |
|
|
5(*,67(5 |
|
|
|
|
|
|
|
|
|
),/( |
|
|
|
),/( |
|
|
|
|
|
|
|
|
3([ |
|
|
|
3(\ |
|
|
|
,23 |
|
'0$ |
08/7 |
|
[ %,7 %$55(/ |
%$55(/ |
[ %,7 |
08/7 |
|
|
|
&21752//(5 |
|||
|
|
5(*,67(56 |
||||||||||
|
|
|
6+,)7(5 |
6+,)7(5 |
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
0(025< 0$33(' |
6(5,$/ 32576 |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
&21752/ |
|
||
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
67$786 |
/,1. 32576 |
||
|
|
|
|
|
|
|
|
|
'$7$ %8))(56 |
|||
|
|
|
$/8 |
$/8 |
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
, 2 352&(6625
6
SHARC is a registered trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and |
|
|
reliable. However, no responsibility is assumed by Analog Devices for its |
|
|
use, nor for any infringements of patents or other rights of third parties |
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106, U.S.A. |
|
which may result from its use. No license is granted by implication or |
Tel:781/329-4700 |
World Wide Web Site: http://www.analog.com |
otherwise under any patent or patent rights of Analog Devices. |
Fax:781/326-8703 |
© Analog Devices, Inc., 2001 |