
- •Performance Features
- •Integration Features
- •System Interface Features
- •Functional Block Diagram
- •GENERAL DESCRIPTION
- •Table 1. ADSP-218xN DSP Microcomputer Family
- •DEVELOPMENT SYSTEM
- •Additional Information
- •ARCHITECTURE OVERVIEW
- •Serial Ports
- •PIN DESCRIPTIONS
- •Memory Interface Pins
- •Table 3. Full Memory Mode Pins (Mode C = 0)
- •Terminating Unused Pins
- •Interrupts
- •LOW-POWER OPERATION
- •Power-Down
- •Idle
- •Slow Idle
- •System Interface
- •Figure 1. Basic System Interface
- •Clock Signals
- •Figure 2. External Crystal Connections
- •Reset
- •Power Supplies
- •Modes Of Operation
- •Setting Memory Mode
- •Passive Configuration
- •Active Configuration
- •IDMA ACK Configuration
- •Memory Architecture
- •Figure 3. ADSP-2184 Memory Architecture
- •Figure 4. ADSP-2185 Memory Architecture
- •Figure 5. ADSP-2186 Memory Architecture
- •Figure 6. ADSP-2187 Memory Architecture
- •Figure 7. ADSP-2188 Memory Architecture
- •Figure 8. ADSP-2189 Memory Architecture
- •Program Memory
- •Table 8. PMOVLAY Bits
- •Data Memory
- •Memory-Mapped Registers (New to the ADSP-218xM and N series)
- •I/O Space (Full Memory Mode)
- •Table 10. Wait States
- •Figure 9. Wait State Control Register
- •Composite Memory Select
- •Figure 11. System Control Register
- •Byte Memory Select
- •Byte Memory
- •Byte Memory DMA (BDMA, Full Memory Mode)
- •Figure 12. BDMA Control Register
- •Table 11. Data Formats
- •Internal Memory DMA Port (IDMA Port; Host Memory Mode)
- •Table 12. IDMA/BDMA Overlay Bits
- •Figure 13. IDMA OVLAY/Control Registers
- •Bootstrap Loading (Booting)
- •IDMA Port Booting
- •Bus Request and Bus Grant
- •Flag I/O Pins
- •Instruction Set Description
- •Designing An EZ-ICE-Compatible System
- •Figure 14. Mode A Pin/EZ-ICE Circuit
- •Target Board Connector for EZ-ICE Probe
- •Figure 15. Target Board Connector for EZ-ICE
- •Target Memory Interface
- •Target System Interface Signals
- •Specifications
- •ABSOLUTE MAXIMUM RATINGS
- •ESD Sensitivity
- •Power Dissipation
- •Table 13. Example Power Dissipation Calculation
- •Environmental Conditions
- •Table 14. Thermal Resistance
- •Test Conditions
- •Figure 16. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)
- •Figure 17. Equivalent Loading for AC Measurements (Including All Fixtures)
- •Figure 18. Output Enable/Disable
- •Output Disable Time
- •Output Enable Time
- •Timing Specifications
- •General Notes
- •Timing Notes
- •Frequency Dependency For Timing Specifications
- •Output Drive Currents
- •Figure 19. Typical Output Driver Characteristics for VDDEXT at 3.6 V, 3.3 V, 2.5 V, and 1.8 V
- •Figure 20. Power vs. Frequency
- •Figure 21. Typical Power-Down Current
- •Capacitive Loading
- •Figure 22. Typical Output Rise Time vs. Load Capacitance (at Maximum Ambient Operating Temperature)
- •Clock Signals and Reset
- •Table 15. Clock Signals and Reset
- •Figure 24. Clock Signals and Reset
- •Interrupts and Flags
- •Table 16. Interrupts and Flags
- •Figure 25. Interrupts and Flags
- •Bus Request–Bus Grant
- •Table 17. Bus Request–Bus Grant
- •Figure 26. Bus Request–Bus Grant
- •Memory Read
- •Table 18. Memory Read
- •Figure 27. Memory Read
- •Memory Write
- •Table 19. Memory Write
- •Figure 28. Memory Write
- •Serial Ports
- •Table 20. Serial Ports
- •Figure 29. Serial Ports
- •IDMA Address Latch
- •Table 21. IDMA Address Latch
- •Figure 30. IDMA Address Latch
- •IDMA Write, Short Write Cycle
- •Table 22. IDMA Write, Short Write Cycle
- •Figure 31. IDMA Write, Short Write Cycle
- •IDMA Write, Long Write Cycle
- •Table 23. IDMA Write, Long Write Cycle
- •Figure 32. IDMA Write, Long Write Cycle
- •IDMA Read, Long Read Cycle
- •Table 24. IDMA Read, Long Read Cycle
- •Figure 33. IDMA Read, Long Read Cycle
- •IDMA Read, Short Read Cycle
- •Table 25. IDMA Read, Short Read Cycle
- •Figure 34. IDMA Read, Short Read Cycle
- •IDMA Read, Short Read Cycle in Short Read Only Mode
- •Table 26. IDMA Read, Short Read Cycle in Short Read Only Mode
- •Figure 35. IDMA Read, Short Read Cycle in Short Read Only Mode
- •LQFP Package Pinout
- •100-Lead LQFP Pin Configuration
- •Mini-BGA Package Pinout
- •144-Ball Mini-BGA Package Pinout (Bottom View)
- •Outline Dimensions
- •144-Ball Mini-BGA (CA-144)
- •Ordering Guide
- •Table 29. Ordering Guide

ADSP-218xN Series
•The RESET pin also can be used to terminate powerdown.
•Power-down acknowledge pin (PWDACK) indicates when the processor has entered power-down.
Idle
When the ADSP-218xN is in the Idle Mode, the processor waits indefinitely in a low-power state until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA, and autobuffer cycle steals still occur.
Slow Idle
The IDLE instruction is enhanced on ADSP-218xN series members to let the processor’s internal clock signal be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction.
The format of the instruction is:
IDLE (N);
where N = 16, 32, 64, or 128. This instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor’s other internal clock signals, such as SCLK, CLKOUT, and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction.
When the IDLE (n) instruction is used, it effectively slows down the processor’s internal clock and thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is increased by n, the clock divisor. When an enabled interrupt is received, ADSP-218xN series members remain in the idle state for up to a maximum of n processor cycles (n = 16, 32, 64, or 128) before resuming normal operation.
When the IDLE (n) instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor’s reduced internal clock rate. Under these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the idle state (a maximum of n processor cycles).
SYSTEM INTERFACE
Figure 1 shows typical basic system configurations with the ADSP-218xN series, two serial devices, a byte-wide EPROM, and optional external program and data overlay memories (mode-selectable). Programmable wait state generation allows the processor to connect easily to slow peripheral devices. ADSP-218xN series members also provide four external interrupts and two serial ports or six external interrupts and one serial port. Host Memory Mode allows access to the full external data bus, but limits addressing to a single address bit (A0). Through the use of external hardware, additional system peripherals can be added in this mode to generate and latch address signals.
|
|
|
|
|
FULL MEMORY MODE |
|
|
|
|
|
HOST MEMORY MODE |
||||||||
1/2X CLOCK |
|
|
|
|
|
ADSP-218xN |
|
|
|
|
|
|
|
ADSP-218xN |
|||||
|
|
|
|
CLKIN |
|
|
|
|
1/2X CLOCK |
|
|
|
CLKIN |
|
|
|
|||
OR |
|
|
|
|
XTAL |
ADDR13–0 14 |
A13–0 |
OR |
|
|
|
XTAL |
|
|
|
||||
CRYSTAL |
|
|
|
|
|
|
|
|
|
||||||||||
|
|
|
|
|
CRYSTAL |
1 |
|||||||||||||
|
|
|
|
|
|
FL0–2 |
|
|
D23–16 |
A0–A21 |
BYTE |
|
|
FL0–2 |
A0 |
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
IRQ2/PF7 |
16 |
|||||
|
|
|
|
|
|
IRQ2/PF7 |
24 |
D15–8 |
|
|
|||||||||
|
|
|
|
|
|
MEMORY |
|
|
|||||||||||
|
|
|
|
||||||||||||||||
|
|
|
|
|
|
IRQE/PF4 |
DATA23–0 |
|
DATA |
|
|
IRQE/PF4 |
DATA23–8 |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
IRQL0/PF5 |
|
|
|
|||
|
|
|
|
|
|
IRQL0/PF5 |
|
|
|
CS |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
IRQL1/PF6 |
BMS |
|
|
|
|
|
|
|
IRQL1/PF6 |
BMS |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SERIAL DEVICE
SERIAL DEVICE
MODE D/PF3 |
WR |
|
|
|
|
|
|
A10–0 |
|
|
ADDR |
|
|
|
e |
|||
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
RD |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
r |
MODE C/PF2 |
|
|
|
|
|
|
|
D23–8 |
|
|
|
|
|
|
I/O SPACEe |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
h |
|
|||
MODE A/PF0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
(PERIPHERALS) |
|||
|
|
|
|
|
|
|
|
|
|
|
DATA |
|
|
m |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
a |
|
||||
MODE B/PF1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
r |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2048g LOCATIONS |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
a |
|
|
|
|
IOMS |
|
|
|
|
|
|
|
|
|
|
|
|
|
i |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CS d |
|
|
|
||||
SPORT1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
e |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
c |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
a |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A13–0 |
|
f |
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
r |
|
|
|
|
|
|
|||
SCLK1 |
|
|
|
|
|
|
|
|
|
e |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
t |
|
|
|
|
|
OVERLAY |
||||
|
|
|
|
|
|
|
|
n |
|
ADDR |
|
|||||||
RFS1 OR IRQ0 |
|
|
|
|
|
|
|
i |
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
D23–0m |
|
|
|
|
|
|
MEMORY |
||||
TFS1 OR IRQ1 |
|
|
|
|
|
|
e |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
t |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
s |
|
|
|
|
DATA |
|
|
|
|
||
DT1 OR FO |
|
|
|
|
|
y |
|
|
|
|
|
|
TWO 8K |
|||||
|
|
|
|
|
s |
|
|
|
|
|
|
|
|
|
|
|||
|
PMS |
|
|
|
t |
|
|
|
|
|
|
|
|
|
|
|
|
|
DR1 OR FI |
|
|
r |
|
|
|
|
|
|
|
|
|
PM SEGMENTS |
|||||
|
|
e |
|
|
|
|
|
|
|
|
|
|||||||
|
DMSI |
s |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
n |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TWO 8K |
||
SPORT0 |
CMS |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
DM SEGMENTS |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SCLK0 |
BR |
|
RFS0 |
||
BG |
||
TFS0 |
||
BGH |
||
DT0 |
||
PWD |
||
DR0 |
||
PWDACK |
||
|
|
|
|
|
|
|
|
|
MODE D/PF3 |
|
WR |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
MODE C/PF2 |
|
|
|
|
|
|
|
|
|
|
|
RD |
|
|
|
|
|
|
|
|
|
MODE A/PF0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MODE B/PF1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SPORT1 |
|
IOMS |
|
|
|
|
|
|
|
|
SCLK1 |
|
|
|
|
|
|
|
|
|
|
|||
SERIAL |
|
|
|
|
RFS1 OR IRQ0 |
|
||||
|
|
|||||||||
|
|
|
|
TFS1 OR IRQ1 |
|
|||||
DEVICE |
|
|
|
|
|
|||||
|
|
|
|
DT1 OR FO |
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
DR1 OR FI |
|
PMS |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SPORT0 |
|
DMS |
|
|
|
|
|
|
|
|
SCLK0 |
|
CMS |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
RFS0 |
|
|
SERIAL |
|
|
|
|
|
|
BR |
|||
|
|
|
|
TFS0 |
|
|||||
DEVICE |
|
|
|
|
|
|||||
|
|
|
|
DT0 |
|
BG |
||||
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
DR0 |
|
BGH |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
PWD |
|
|
|
|
|
|
|
|
IDMA PORT |
|
|
|
|
|
|
|
|
|
|
PWDACK |
||
|
|
|
|
|
|
|
|
IRD/D6 |
||
|
|
|
|
|
|
|
|
|||
SYSTEM |
|
|
|
|
|
|
IWR/D7 |
|
|
|
|
|
|
|
|
|
|
|
|||
INTERFACE |
|
|
|
|
|
|
IS/D4 |
|
|
|
|
|
|
|
|
|
|
|
|||
OR |
|
|
|
|
|
|
IAL/D5 |
|
|
|
|
|
|
|
|
|
|
|
|||
µCONTROLLER |
|
|
|
|
|
|
IACK/D3 |
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
IAD15-0 |
|
|
|
|
|
|
16 |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Figure 1. Basic System Interface
REV. 0 |
–9– |