Добавил:

Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Национальный университет Львовская политехника

Предмет:

[НЕСОРТИРОВАННОЕ]

Файл:

ADSP21msp58

.pdf

Скачиваний:

Добавлен:

12.02.2016

Размер:

284.83 Кб

Скачать

☆

<<< < Предыдущая 1 2 34 / 44

ADSP-21msp58/59

Parameter

Min

Max

Unit

Host Interface Port

Separate Data and Address (HMD1 = 0)

Read Strobe and Write Strobe (HMD0 = 0)

Timing Requirement:

tHSU

HA2-0 Setup before Start of Write or Read1, 2

tHDSU

Data Setup before End of Write3

tHWDH

Data Hold after End of Write3

tHH

HA2-0 Hold after End of Write or Read3, 4

tHRWP

Read or Write Pulse Width5

Switching Characteristic:

tHSHK

HACK

Low after Start of Write or Read1, 2

tHKH

HACK Hold after End of Write or Read3, 4

tHDE

Data Enabled after Start of Read2

tHDD

Data Valid after Start of Read2

tHRDH

Data Hold after End of Read4

tHRDD

Data Disabled after End of Read4

NOTES

1Start of Write =

HWR

Low and

HSEL

Low.

2Start of Read =

HRD

Low and

HSEL

Low.

3End of Write =

HWR

High or

HSEL

High.

4End of Read =

HRD

High or

HSEL

High.

5Read Pulse Width =

HRD

Low and

HSEL

Low, Write Pulse Width =

HWR

Low and

HSEL

Low.

HA2–0

ADDRESS

HSEL

tH R W P

tH S U

HOST WRITE CYCLE

tH H

HWR

HACK

tH S H K

tH K H

DATA

HD7–0

tH W D H

tH D S U

HA2–0

ADDRESS

HSEL

tH R W P

tH S U

HOST READ CYCLE

tH H

HRD

HACK

tH S H K

tH K H

HD7–0

DATA

tH D E

tH R D H

tH D D

tHRDD

Figure 21. Host Interface Port (HMD1 = 0, HMD0 = 0)

REV. 0

–31–

ADSP-21msp58/59

Parameter

Min

Max

Unit

Host Interface Port

Separate Data and Address (HMD1 = 0)

Read Strobe and Write Strobe (HMD0 = 1)

Timing Requirement:

tHSU

HA2-0, HRW Setup before Start of Write or Read1

tHDSU

Data Setup before End of Write2

tHWDH

Data Hold after End of Write2

tHH

HA2-0, HRW Hold after End of Write or Read2

tHRWP

Read or Write Pulse Width3

Switching Characteristic:

tHSHK

HACK

Low after Start of Write or Read1

tHKH

HACK Hold after End of Write or Read2

tHDE

Data Enabled after Start of Read1

tHDD

Data Valid after Start of Read1

tHRDH

Data Hold after End of Read2

tHRDD

Data Disabled after End of Read2

NOTES

1Start of Write or Read =

HDS

Low and

HSEL

Low.

2End of Write or Read =

HDS

High and

HSEL

High.

3Read or Write

Pulse Width =

HDS

Low and

HSEL

Low.

HA2–0

ADDRESS

HSEL

tH R W P

tH S U

HOST WRITE CYCLE

HRW

HDS

tH H

HACK

tH S H K

DATA

tH K H

HD7–0

tH W D H

tH D S U

HA2–0

ADDRESS

HSEL

tH R W P

tH S U

HRW

HOST READ CYCLE

HDS

tH H

HACK

tH S H K

DATA

tH K H

HD7–0

tH D E

tH R D H

tH D D

tHRDD

Figure 22. Host Interface Port (HMD1 = 0, HMD0 =1)

–32–

REV. 0

ADSP-21msp58/59

Parameter

Min

Max

Unit

Host Interface Port

Multiplexed Data and Address (HMD1 = 1)

Read Strobe and Write Strobe (HMD0 = 0)

Timing Requirement:

tHALP

ALE Pulse Width

tHASU

HAD15-0 Address Setup, before ALE Low

tHAH

HAD15-0 Address Hold after ALE Low

tHALS

Start of Write or Read after ALE Low1, 2

tHDSU

HAD15-0 Data Setup before End of Write3

tHWDH

HAD15-0 Data Hold after End of Write3

tHRWP

Read or Write Pulse Width5

Switching Characteristic:

tHSHK

HACK

Low after Start of Write or Read1, 2

tHKH

HACK

Hold after End of Write or Read3, 4

tHDE

HAD15-0 Data Enabled after Start of Read2

tHDD

HAD15-0 Data Valid after Start of Read2

tHRDH

HAD15-0 Data Hold after End of Read

tHRDD

HAD15-0 Data Disabled after End of Read4

NOTES

1Start of Write =

HWR

Low and

HSEL

Low.

2Start of Read =

HRD

Low and

HSEL

Low.

3End of Write =

HWR

High or

HSEL

High.

4End of Read =

HRD

High or

HSEL

High.

5Read Pulse Width =

HRD

Low and

HSEL

Low, Write Pulse Width =

HWR

Low and

HSEL

Low.

ALE

tH A L P

HOST WRITE CYCLE

HSEL

tH A L S

tH R W P

HWR

tH S H K

tH K H

HACK

tH A S U

tH A H

HAD7–0

ADDRESS

DATA

tH D S U

tH W D H

ALE

tH A L P

HSEL

tH R W P

HOST READ CYCLE

HRD

tH A L S

tHSHK

tH K H

HACK

tH A S U tH A H

tHDE

tHRDH

HAD7–0

ADDRESS

DATA

tHDD

tHRDD

Figure 23. Host Interface Port (HMD1 = 1, HMD0 = 0)

REV. 0

–33–

ADSP-21msp58/59

Parameter

Min

Max

Unit

Host Interface Port

Multiplexed Data and Address (HMD1 = 1)

Read Strobe and Write Strobe (HMD0 = 1)

Timing Requirement:

tHALP

ALE Pulse Width

tHASU

HAD15-0 Address Setup before ALE Low

tHAH

HAD15-0 Address Hold after ALE Low

tHALS

Start of Write or Read after ALE Low1

tHSU

HRW Setup before Start of Write or Read1

tHDSU

HAD15-0 Data Setup before End of Write2

tHWDH

HAD15-0 Data Hold after End of Write2

tHH

HRW Hold after End of Write or Read2

tHRWP

Read or Write Pulse Width3

Switching Characteristic:

tHSHK

HACK Low after Start of Write or Read1

tHKH

HACK

Hold after End of Write or Read2

tHDE

HAD15-0 Data Enabled after Start of Read1

tHDD

HAD15-0 Data Valid after Start of Read1

tHRDH

HAD15-0 Data Hold after End of Read2

tHRDD

HAD15-0 Data Disabled after End of Read2

NOTES

1Start of Write or Read =

HDS

Low and

HSEL

Low.

2End of Write or Read =

HDS

High and

HSEL

High.

3Read or Write Pulse Width =

HDS

Low and

HSEL

Low.

ALE

tH A L P

HSEL

tH R W P

HOST WRITE CYCLE

HRW

tH A L S

tH H

HDS

tH S U

tHASU

tH S H K

tH K H

HACK

tHAH

HAD7–0

ADDRESS

DATA

tHDSU

tHWDH

ALE

tH A L P

HSEL

tH R W P

HRW

tH A L S

tH S U

tH H

HOST READ CYCLE

HDS

tHSHK

tHKH

HACK

tH A S U

tH A H

tHRDH

tHDE

HAD7–0

ADDRESS

DATA

tHDD

tHRDD

Figure 24. Host Interface Port (HMD1 = 1, HMD0 = 1)

–34–

REV. 0

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

TAMB = TCASE – (PD × θCA)

TCASE = Case Temperature in °C

PD = Power Dissipation in W

θCA = Thermal Resistance (Case-to-Ambient)

θJA = Thermal Resistance (Junction-to-Ambient)

θJC = Thermal Resistance (Junction-to-Case)

Package	θJA	θJC	θCA

TQFP	50°C/W	2°C/W	48°C/W

POWER DISSIPATION

To determine total power dissipation in a specific application, the following equation should be applied for each output:

C × VDD2 × f

C = load capacitance, f = output switching frequency.

Example:

In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions:

•External data memory is accessed every cycle with 50% of the address pins switching.

•External data memory writes occur every other cycle with 50% of the data pins switching.

•Each address and data pin has a 10 pF total load at the pin.

•The application operates at VDD = 5.0 V and tCK = 76.92 ns.

Total Power Dissipation = PINT + (C × VDD2 × f )

PINT = internal power dissipation from Power vs. Frequency graph (Figure 25).

(C × VDD2 × f ) is calculated for each output:

# of

× C

× VDD2

× f

Pins

Address,

× 10 pF

× 52

× 26 MHz

52 mW

DMS

Data Output,

× 10 pF

× 52

× 13 MHz

30 mW

× 10 pF

× 52

× 13 MHz

4 mW

CLKOUT

× 10 pF

× 52

× 26 MHz

6 mW

92 mW

Total power dissipation for this example is PINT + 92 mW.

Typical Power Consumption

The typical power consumption can be calculated from the following data, taken at 5.0 V and +25°C. Dynamic VDD data was taken while executing 80% type 1 multifunction instructions, on random data.

Parameter		Typ
IDD	Digital Supply Current (Idle, Codec Powered Up)	19 mA
IDD	Digital Supply Current (Idle)	13 mA
IDD	Digital Supply Current (Dynamic, Codec Powered Up)	83 mA
IDD	Digital Supply Current (Dynamic)	78 mA
IDD	Digital Supply Current (Powerdown)	10 μA
ICC	Analog Supply Current (Dynamic)	15 mA

Analog Devices recommends that the ADSP-21msp58/59 is used with a 13 MHz input clock. Below this input clock

ADSP-21msp58/59

frequency, the codec performance changes and the performance specifications cannot be guaranteed. The codec filter characteristics, however, scale approximately linearly with frequency.

If the codec is disabled, then the processor can be used at any allowed input frequency. The power consumption of the ADSP21msp58/59 at these frequencies is shown in Figure 25.

POWER, INTERNAL1

	550								550
	500	INTERNAL					480mW		500
	500	(80% NOMINAL LOADING)					480mW		500
		(80% NOMINAL LOADING)
	450	CODEC INACTIVE							450
	450	MAX VALUES							450
		MAX VALUES					391mW
	400						391mW		400
– mW	400								400
– mW	350			VDD = 5.5V					350
)							310mW
INT							310mW
INT	300				.0V				300
(P					.0V
(P					5
POWER					=
	250				VDD				250
	250								250
	200	191mW							200
	200				VDD = 4.5V				200

	150	154mW							150
		154mW

	100	118mW							100
	100								100
	50	6	10	14	18	22	26		50
	2	6	10	14	18	22	26	30
				1/tCK – MHz

POWER, IDLE2

	110						100mW
							100mW
	100	IDLE 0
	100	CODEC INACTIVE
		MAX VALUES
	90
mW				VDD = 5.5V			83mW
mW	80			VDD = 5.5V
–	80
)
IDLE	70			.0V
(P	70			.0V
				5
				=
POWER				=
	60			VDD
	60						69mW
		57mW

	50	49mW		VDD = 4.5V
		49mW
		42mW
	40	42mW
	40
	30	6	10	14	18	22	26	30
	2	6	10	14	18	22	26	30
				1/tCK – MHz

	70		POWER, IDLE n MODES3
	70
		IDLEs @ 5.0V					65mW
	60	CODEC INACTIVE					65mW
	60	CODEC INACTIVE
mW–N)		TYPICAL VALUES
mW–N)	50
IDLE 40									IDLE (16)
(P							37mW IDLE (32)
POWER							35mW		IDLE (64)
	30	29mW							IDLE (128)
		29mW
	20	21mW
	20	20mW
		20mW
	10	6	10	14	18	22	26	30
	2	6	10	14	18	22	26	30
				1/tCK – MHz

VALID FOR ALL TEMPERATURE GRADES.

1POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.

2IDLE REFERS TO ADSP-21msp58/59 STATE OF OPERATION DURING EXECUTION OF

IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER VDD OR GND. POWER REFLECTS DEVICE OPERATING WITH CLKOUT DISABLED.

3TYPICAL POWER DISSIPATION AT 5.0V VDD DURING EXECUTION OF IDLE n INSTRUCTION (CLOCK FREQUENCY REDUCTION). POWER REFLECTS DEVICE OPERATING WITH CLKOUT DISABLED.

Figure 25. Power vs. Internal Processor Frequency

REV. 0

–35–

ADSP-21msp58/59

CAPACITIVE LOADING

Figures 26 and 27 show the capacitive loading characteristics of the ADSP-21msp58/59.

	28
	28
	24
	24
– ns		VDD	= 4.5V
	20
	20
– 2.4V)	16
– 2.4V)	16
(0.4V	12
TIME	12
TIME
RISE	8
	8
	4
	4
	0
	0	50		75	100	125	150	175
	25	50		75	100	125	150	175

CL – pF

Figure 26. Typical Output Rise Time vs. Load Capacitance, CL (at Maximum Ambient Operating Temperature)

		+14
	– ns	+12
		+10
	HOLD
		+8
	OR

	DELAY	+6

	OUTPUT	+4
		+2
	VALID
		NOMINAL

–2

–4

100

125

150

175

CL – pF

Figure 27. Typical Output Valid Delay or Hold vs. Load Capacitance, CL (at Maximum Ambient Operating Temperature)

TEST CONDITIONS Digital

Figure 28 shows the voltage reference levels and Figure 29 shows the equivalent device loading for the ac measurements.

3.0V INPUT 1.5V

0.0V

2.0V OUTPUT 1.5V

0.8V

Figure 28. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

IOL

OUTPUT +1.5V PIN

50pF

IOH

Figure 29. Equivalent Device Loading for AC Measurements (Including All Fixtures)

Analog

Figure 30 shows the analog test conditions.

2.2kΩ	1.0µF		DECOUPLE
	VINNORM		DECOUPLE
	VINNORM		1.0µF
	2200pF		1.0µF
	2200pF
	NPO
2.2kΩ	1.0µF		REF_CAP
	VINAUX	10µF	0.1µF
	2200pF
	NPO

Figure 30. Analog Test Conditions

–36–

REV. 0

ADSP-21msp58/59

Output Disable Time

Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output

disable time (tDIS) is the difference of tMEASURED and tDECAY, as shown in the Output Enable/Disable diagram. The time is the

interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage. The decay time,

tDECAY, is dependent on the capacitative load, CL, and the current load, iL, on the output pin. It can be approximated by the

following equation:

tDECAY = CL •i0.5V

from which

tDIS = tMEASURED – tDECAY

is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.

Output Enable Time

Output pins are considered to be enabled when that have made a transition from a high-impedance state to when they start driving. The output enable time (tENA) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

REFERENCE

SIGNAL

tM EASURED

tENA

tDIS

VOH

VOH (MEASURED)

VOH (MEASURED) –0.5V

2.0V

(MEASURED)

OUTPUT

VOL (MEASURED) +0.5V

1.0V

VOL (MEASURED)

VOL

DECAY

(MEASURED)

OUTPUT STOPS

OUTPUT STARTS

DRIVING

HERE

HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE

THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.

Figure 31. Output Enable/Disable

REV. 0

–37–

ADSP-21msp58/59

PIN CONFIGURATION

100-Lead Thin Plastic Quad Flatpack (TQFP)

D14

D13

D12

D11

D10

GND

D4 D3 D2 D1 D0 BG BR PWD

BMODE

GNDA

VOUTN

VOUTP

VREF

VCC

100

D15

D16

D17

D18

D19

D20

D21

D22

D23

VDD

GND

PMS

TOP VIEW

DMS

(PINS DOWN)

BMS

HD7

HD6

HD5

HD4

HD3

HD2

HD1

HD0

HA2/ALE

HA1 HA0

HSEL HWR/HDS HRD/HRW

CLKOUT VDD

GND

XTAL

CLKIN

GND

VDD A0

A4 A5

A10

A11

A12

VINNORM DECOUPLE VINAUX REF_FILTER GNDA

MMAP

RESET

IRQ2

HMD0

HMD1

HACK

FL0

SCLK1

DR1/FI RFS1/IRW0

TFS1/IRQ1

DT1/FO

GND

SCLK0

DR0

FRS0

TFS0

DT0

VDD

A13

–38–

REV. 0

ADSP-21msp58/59

100-Lead Thin Plastic Quad Flatpack (TQFP) Pinout

TQFP		Pin	TQFP		Pin		TQFP		Pin		TQFP		Pin
Number	Name		Number	Name			Number	Name			Number	Name

1		D15	26	HA1			51		A13		76	VCC
2		D16	27	HA0			52		VDD		77		VREF
3		D17	28		HSEL		53		DT0		78		VOUTP
4		D18	29		HWR	/HDS	54		TFS0		79	VOUTN
5		D19	30		HRD/HRW		55		RFS0		80		GND
6		D20	31		CLKOUT		56		DR0		81		BMODE
7		D21	32	VDD			57	SCLK0			82		PWD
8		D22	33	GND			58		GND		83		BR
9		D23	34	XTAL			59	DT1/FO			84		BG
10		VDD	35		CLKIN		60		TFS1/	IRQ1	85		D0
11		GND	36		GND		61		RFS1/IRQ0		86		D1
12		PMS	37		VDD		62		DR1/FI		87	D2
13		DMS	38		A0		63		SCLK1		88		D3
14		BMS	39		A1		64		FL0		89	D4
15		RD	40		A2		65		HACK		90		D5
16		WR	41		A3		66		HMD1		91		D6
17		HD7	42		A4		67		HMD0		92		D7
18		HD6	43		A5		68		IRQ2		93		GND
19		HD5	44		A6		69		RESET		94		D8
20		HD4	45		A7		70		MMAP		95		D9
21		HD3	46		A8		71		GNDA		96	D10
22		HD2	47		A9		72		REF_FILTER		97	D11
23		HD1	48		A10		73		VINAUX		98	D12
24		HD0	49		A11		74		DECOUPLE		99	D13
25		HA2/ALE	50	A12			75	VINNORM			100	D14

REV. 0

–39–

ADSP-21msp58/59

OUTLINE DIMENSIONS

Dimensions shown in millimeters and (inches)

100-Lead Metric Thin Plastic Quad Flat Pack (TQFP)

		16.25	(0.640)
1.60 (0.063)		15.75	(0.620) SQ
MAX		14.05	(0.553)
0.75 (0.030)		13.95	(0.549) SQ
0.50 (0.019)	100			76
	1			75
SEATING
PLANE
		TOP VIEW
		(PINS DOWN)
0.1 (0.004)	25			51
0.1 (0.004)	26			50
	26			50
0.15 (0.006)
0.05 (0.002)		0.56 (0.022)		0.27 (0.011)
		0.56 (0.022)		0.27 (0.011)
0.057 (1.45)		0.44 (0.018)		0.17 (0.007)
0.053 (1.35)		12.06 (0.475) SQ

C2030–4–4/95

ORDERING GUIDE*

	Ambient	Instruction
	Temperate	Rate	Package	Package
Part Number	Range	(MIPS)	Description	Option

ADSP-21msp58BST-104	–40°C to +85°C	26	100-Lead TQFP	ST-100

*Refer to the section titled “Ordering Procedure for ADSP-21msp59 ROM Processors” for information about ordering ROM coded parts.

PRINTED IN U.S.A.

–40–

REV. 0

<<< < Предыдущая 1 2 34 / 44

Соседние файлы в папке MAZ-DOD-MAT-2012

#
12.02.20162.04 Mб41ADSP-2196M.pdf
#
12.02.20163.51 Mб40ADSP-BF531_BF532_BF533.pdf
#
12.02.2016715.41 Кб41ADSP-BF535_a.pdf
#
12.02.20162.44 Mб39ADSP-TS101S_0.pdf
#
12.02.20161.75 Mб46ADSP-TS201S.pdf
#
12.02.2016284.83 Кб39ADSP21msp58.pdf
#
12.02.2016396.58 Кб39Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC Processors.pdf
#
12.02.2016936.25 Кб41tms320c17.pdf
#
12.02.2016562.87 Кб39tms320c25.pdf
#
12.02.2016792.32 Кб38tms320c30.pdf
#
12.02.2016710.55 Кб41tms320c40.pdf