Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:

PCI_22

.pdf
Скачиваний:
16
Добавлен:
10.02.2015
Размер:
2.6 Mб
Скачать

Revision 2.2

Appendix C

Operating Rules

7KLV DSSHQGL[ LV QRW D FRPSOHWH OLVW RI UXOHV RI WKH VSHFLILFDWLRQ DQG VKRXOG QRW EH XVHG DV D UHSODFHPHQW IRU WKH VSHFLILFDWLRQ 7KLV DSSHQGL[ RQO\ FRYHUV WKH EDVLF SURWRFRO DQG UHTXLUHPHQWV FRQWDLQHG LQ &KDSWHU ,W LV PHDQW WR EH XVHG DV DQ DLG RU TXLFN UHIHUHQFH WR WKH EDVLF UXOHV DQG UHODWLRQVKLSV RI WKH SURWRFRO

When Signals are Stable

7KH IROORZLQJ VLJQDOV DUH JXDUDQWHHG WR EH VWDEOH RQ DOO ULVLQJ HGJHV RI CLK RQFH UHVHW KDV FRPSOHWHG LOCK# IRDY# TRDY# FRAME# DEVSEL# STOP# REQ# GNT# REQ64# ACK64# SERR# RQ IDOOLQJ HGJH RQO\ DQG PERR#

$GGUHVV 'DWD OLQHV DUH JXDUDQWHHG WR EH VWDEOH DW WKH VSHFLILHG FORFN HGJH DV IROORZV

D $GGUHVV AD[31::00] DUH VWDEOH UHJDUGOHVV RI ZKHWKHU VRPH DUH ORJLFDO GRQ W FDUHV RQ WKH ILUVW FORFN WKDW VDPSOHV FRAME# DVVHUWHG

E $GGUHVV AD[63::32] DUH VWDEOH DQG YDOLG GXULQJ WKH ILUVW FORFN DIWHU REQ64# DVVHUWLRQ ZKHQ ELW DGGUHVVLQJ LV EHLQJ XVHG 6$& RU WKH ILUVW WZR FORFNV DIWHU REQ64# DVVHUWLRQ ZKHQ ELW DGGUHVVLQJ LV XVHG '$& :KHQ REQ64# LV GHDVVHUWHG AD[63::32] DUH SXOOHG XS E\ WKH FHQWUDO UHVRXUFH

F 'DWD AD[31::00] DUH VWDEOH DQG YDOLG UHJDUGOHVV ZKLFK E\WH ODQHV DUH LQYROYHG LQ WKH WUDQVDFWLRQ RQ UHDGV ZKHQ TRDY# LV DVVHUWHG DQG RQ ZULWHV ZKHQ IRDY# LV DVVHUWHG $W DQ\ RWKHU WLPH WKH\ PD\ EH LQGHWHUPLQDWH 7KH AD OLQHV FDQQRW FKDQJH XQWLO WKH FXUUHQW GDWD SKDVH FRPSOHWHV RQFH IRDY# LV DVVHUWHG RQ D ZULWH WUDQVDFWLRQ RU TRDY# LV DVVHUWHG RQ D UHDG WUDQVDFWLRQ

G 'DWD AD[63::32] DUH VWDEOH DQG YDOLG UHJDUGOHVV ZKLFK E\WH ODQHV DUH LQYROYHG LQ WKH WUDQVDFWLRQ ZKHQ ACK64# LV DVVHUWHG DQG HLWKHU TRDY# LV DVVHUWHG RQ UHDGV RU IRDY# LV DVVHUWHG RQ ZULWHV $W DQ\ RWKHU WLPH WKH\ PD\ EH LQGHWHUPLQDWH

H 'DWD 6SHFLDO F\FOH FRPPDQG AD[31::00] DUH VWDEOH DQG YDOLG UHJDUGOHVV ZKLFK E\WH ODQHV DUH LQYROYHG LQ WKH WUDQVDFWLRQ ZKHQ IRDY# LV DVVHUWHG

I 'R QRW JDWH DV\QFKURQRXV GDWD GLUHFWO\ RQWR 3&, ZKLOH IRDY# LV DVVHUWHG RQ D ZULWH WUDQVDFWLRQ DQG ZKLOH TRDY# LV DVVHUWHG RQ D UHDG WUDQVDFWLRQ

251

Revision 2.2

&RPPDQG %\WH HQDEOHV DUH JXDUDQWHHG WR EH VWDEOH DW WKH VSHFLILHG FORFN HGJH DV IROORZV

D &RPPDQG C/BE[3::0]# DUH VWDEOH DQG YDOLG WKH ILUVW WLPH FRAME# LV VDPSOHG DVVHUWHG DQG FRQWDLQ WKH FRPPDQG FRGHV C/BE[7::4]# DUH VWDEOH DQG YDOLG GXULQJ WKH ILUVW FORFN DIWHU REQ64# DVVHUWLRQ ZKHQ ELW DGGUHVVLQJ LV EHLQJ XVHG 6$& DQG DUH UHVHUYHG C/BE[7::4]# DUH VWDEOH DQG YDOLG GXULQJ WKH ILUVW WZR FORFNV DIWHU REQ64# DVVHUWLRQ ZKHQ ELW DGGUHVVLQJ LV XVHG '$& DQG FRQWDLQ WKH DFWXDO EXV FRPPDQG :KHQ REQ64# LV GHDVVHUWHG WKH C/BE[7::4]# DUH SXOOHG XS E\ WKH FHQWUDO UHVRXUFH

E%\WH (QDEOHV C/BE[3::0]# DUH VWDEOH DQG YDOLG WKH FORFN IROORZLQJ WKH DGGUHVV SKDVH DQG HDFK FRPSOHWHG GDWD SKDVH DQG UHPDLQ YDOLG HYHU\ FORFN GXULQJ WKH HQWLUH GDWD SKDVH UHJDUGOHVV LI ZDLW VWDWHV DUH LQVHUWHG DQG LQGLFDWH ZKLFK E\WH ODQHV FRQWDLQ YDOLG GDWD C/BE[7::4]# KDYH WKH VDPH PHDQLQJ DV C/BE[3::0]# H[FHSW WKH\ FRYHU WKH XSSHU E\WHV ZKHQ REQ64# LV DVVHUWHG

PAR LV VWDEOH DQG YDOLG RQH FORFN IROORZLQJ WKH YDOLG WLPH RI AD[31::00] PAR64 LV VWDEOH DQG YDOLG RQH FORFN IROORZLQJ WKH YDOLG WLPH RI AD[63::32]

IDSEL LV RQO\ VWDEOH DQG YDOLG WKH ILUVW FORFN FRAME# LV DVVHUWHG ZKHQ WKH DFFHVV LV D FRQILJXUDWLRQ FRPPDQG IDSEL LV LQGHWHUPLQDWH DW DQ\ RWKHU WLPH

RST# INTA# INTB# INTC# DQG INTD# DUH QRW TXDOLILHG RU V\QFKURQRXV

Master Signals

$ WUDQVDFWLRQ VWDUWV ZKHQ FRAME# LV DVVHUWHG IRU WKH ILUVW WLPH

7KH IROORZLQJ JRYHUQ FRAME# DQG IRDY# LQ DOO 3&, WUDQVDFWLRQV

D FRAME# DQG LWV FRUUHVSRQGLQJ IRDY# GHILQH WKH %XV\ ,GOH VWDWH RI WKH EXV ZKHQ HLWKHU LV DVVHUWHG WKH EXV LV EXV\ ZKHQ ERWK DUH GHDVVHUWHG WKH EXV LV LQ WKH ,GOH VWDWH

E 2QFH FRAME# KDV EHHQ GHDVVHUWHG LW FDQQRW EH UHDVVHUWHG GXULQJ WKH VDPH WUDQVDFWLRQ

F FRAME# FDQQRW EH GHDVVHUWHG XQOHVV IRDY# LV DVVHUWHG IRDY# PXVW DOZD\V EH DVVHUWHG RQ WKH ILUVW FORFN HGJH WKDW FRAME# LV GHDVVHUWHG

G 2QFH D PDVWHU KDV DVVHUWHG IRDY# LW FDQQRW FKDQJH IRDY# RU FRAME# XQWLO WKH FXUUHQW GDWD SKDVH FRPSOHWHV

e.The master must deassert IRDY# the clock after the completion of the last data phase.

:KHQ FRAME# DQG IRDY# DUH GHDVVHUWHG WKH WUDQVDFWLRQ KDV HQGHG

:KHQ WKH FXUUHQW WUDQVDFWLRQ LV WHUPLQDWHG E\ WKH WDUJHW STOP# DVVHUWHG WKH PDVWHU PXVW GHDVVHUW LWV REQ# VLJQDO EHIRUH UHSHDWLQJ WKH WUDQVDFWLRQ $ GHYLFH FRQWDLQLQJ D VLQJOH VRXUFH RI PDVWHU DFWLYLW\ PXVW GHDVVHUW REQ# IRU D PLQLPXP RI WZR FORFNV RQH EHLQJ ZKHQ WKH EXV JRHV WR WKH ,GOH VWDWH DW WKH HQG RI WKH WUDQVDFWLRQ ZKHUH STOP# ZDV DVVHUWHG DQG HLWKHU WKH FORFN EHIRUH RU WKH FORFN DIWHU WKH ,GOH VWDWH $ GHYLFH FRQWDLQLQJ PXOWLSOH VRXUFHV RI PDVWHU DFWLYLW\ LV SHUPLWWHG WR DOORZ HDFK VRXUFH WR XVH WKH EXV ZLWKRXW GHDVVHUWLQJ REQ# HYHQ LI RQH RU PRUH VRXUFHV DUH WDUJHW WHUPLQDWHG +RZHYHU WKH GHYLFH PXVW GHDVVHUW REQ# IRU

252

Revision 2.2

WZR FORFNV RQH RI ZKLFK ZKLOH WKH EXV LV ,GOH EHIRUH DQ\ WUDQVDFWLRQ WKDW ZDV WDUJHW WHUPLQDWHG FDQ EH UHSHDWHG

$ PDVWHU WKDW LV WDUJHW WHUPLQDWHG ZLWK 5HWU\ PXVW XQFRQGLWLRQDOO\ UHSHDW WKH VDPH UHTXHVW XQWLO LW FRPSOHWHV KRZHYHU LW LV QRW UHTXLUHG WR UHSHDW WKH WUDQVDFWLRQ ZKHQ WHUPLQDWHG ZLWK 'LVFRQQHFW

Target Signals

7KH IROORZLQJ JHQHUDO UXOHV JRYHUQ FRAME# IRDY# TRDY# DQG STOP# ZKLOH WHUPLQDWLQJ WUDQVDFWLRQV

D $ GDWD SKDVH FRPSOHWHV RQ DQ\ ULVLQJ FORFN HGJH RQ ZKLFK IRDY# LV DVVHUWHG DQG HLWKHU STOP# RU TRDY# LV DVVHUWHG

E ,QGHSHQGHQW RI WKH VWDWH RI STOP# D GDWD WUDQVIHU WDNHV SODFH RQ HYHU\ ULVLQJ HGJH RI FORFN ZKHUH ERWK IRDY# DQG TRDY# DUH DVVHUWHG

F 2QFH WKH WDUJHW DVVHUWV STOP# LW PXVW NHHS STOP# DVVHUWHG XQWLO FRAME# LV GHDVVHUWHG ZKHUHXSRQ LW PXVW GHDVVHUW STOP#

G 2QFH D WDUJHW KDV DVVHUWHG TRDY# RU STOP# LW FDQQRW FKDQJH DEVSEL# TRDY# RU STOP# XQWLO WKH FXUUHQW GDWD SKDVH FRPSOHWHV

H :KHQHYHU STOP# LV DVVHUWHG WKH PDVWHU PXVW GHDVVHUW FRAME# DV VRRQ DV IRDY# FDQ EH DVVHUWHG

I ,I QRW DOUHDG\ GHDVVHUWHG TRDY# STOP# DQG DEVSEL# PXVW EH GHDVVHUWHG WKH FORFN IROORZLQJ WKH FRPSOHWLRQ RI WKH ODVW GDWD SKDVH DQG PXVW EH WUL VWDWHG WKH QH[W FORFN

$Q DJHQW FODLPV WR EH WKH WDUJHW RI WKH DFFHVV E\ DVVHUWLQJ DEVSEL#

DEVSEL# PXVW EH DVVHUWHG ZLWK RU SULRU WR WKH HGJH DW ZKLFK WKH WDUJHW HQDEOHV LWV RXWSXWV TRDY# STOP# RU RQ D UHDG AD OLQHV

2QFH DEVSEL# KDV EHHQ DVVHUWHG LW FDQQRW EH GHDVVHUWHG XQWLO WKH ODVW GDWD SKDVH KDV FRPSOHWHG H[FHSW WR VLJQDO 7DUJHW $ERUW

Data Phases

7KH VRXUFH RI WKH GDWD LV UHTXLUHG WR DVVHUW LWV [RDY# VLJQDO XQFRQGLWLRQDOO\ ZKHQ GDWD LV YDOLG IRDY# RQ D ZULWH WUDQVDFWLRQ TRDY# RQ D UHDG WUDQVDFWLRQ

'DWD LV WUDQVIHUUHG EHWZHHQ PDVWHU DQG WDUJHW RQ HDFK FORFN HGJH IRU ZKLFK ERWK IRDY# DQG TRDY# DUH DVVHUWHG

/DVW GDWD SKDVH FRPSOHWHV ZKHQ

D FRAME# LV GHDVVHUWHG DQG TRDY# LV DVVHUWHG QRUPDO WHUPLQDWLRQ RU E FRAME# LV GHDVVHUWHG DQG STOP# LV DVVHUWHG WDUJHW WHUPLQDWLRQ RU

F FRAME# LV GHDVVHUWHG DQG WKH GHYLFH VHOHFW WLPHU KDV H[SLUHG 0DVWHU $ERUW RU

G DEVSEL# LV GHDVVHUWHG DQG STOP# LV DVVHUWHG 7DUJHW $ERUW

253

Revision 2.2

&RPPLWWLQJ WR FRPSOHWH D GDWD SKDVH RFFXUV ZKHQ WKH WDUJHW DVVHUWV HLWKHU TRDY# RU STOP# 7KH WDUJHW FRPPLWV WR

D 7UDQVIHU GDWD LQ WKH FXUUHQW GDWD SKDVH DQG FRQWLQXH WKH WUDQVDFWLRQ LI D EXUVW E\ DVVHUWLQJ TRDY# DQG QRW DVVHUWLQJ STOP#

E 7UDQVIHU GDWD LQ WKH FXUUHQW GDWD SKDVH DQG WHUPLQDWH WKH WUDQVDFWLRQ E\ DVVHUWLQJ ERWK TRDY# DQG STOP#

F 1RW WUDQVIHU GDWD LQ WKH FXUUHQW GDWD SKDVH DQG WHUPLQDWH WKH WUDQVDFWLRQ E\ DVVHUWLQJ STOP# DQG GHDVVHUWLQJ TRDY#

G 1RW WUDQVIHU GDWD LQ WKH FXUUHQW GDWD SKDVH DQG WHUPLQDWH WKH WUDQVDFWLRQ ZLWK DQ HUURU FRQGLWLRQ 7DUJHW $ERUW E\ DVVHUWLQJ STOP# DQG GHDVVHUWLQJ TRDY# DQG

DEVSEL#

7KH WDUJHW KDV QRW FRPPLWWHG WR FRPSOHWH WKH FXUUHQW GDWD SKDVH ZKLOH TRDY# DQG STOP# DUH ERWK GHDVVHUWHG 7KH WDUJHW LV VLPSO\ LQVHUWLQJ ZDLW VWDWHV

Arbitration

7KH DJHQW LV SHUPLWWHG WR VWDUW D WUDQVDFWLRQ RQO\ LQ WKH IROORZLQJ WZR FDVHV

D GNT# LV DVVHUWHG DQG WKH EXV LV LGOH FRAME# DQG IRDY# DUH GHDVVHUWHG

E GNT# LV DVVHUWHG LQ WKH ODVW GDWD SKDVH RI D WUDQVDFWLRQ DQG WKH DJHQW LV VWDUWLQJ D QHZ WUDQVDFWLRQ XVLQJ IDVW EDFN WR EDFN WLPLQJ FRAME# LV GHDVVHUWHG DQG TRDY# RU STOP# LV DVVHUWHG RU WKH WUDQVDFWLRQ WHUPLQDWHV ZLWK 0DVWHU $ERUW

7KH DUELWHU PD\ GHDVVHUW DQ DJHQW V GNT# RQ DQ\ FORFN

2QFH DVVHUWHG GNT# PD\ EH GHDVVHUWHG DFFRUGLQJ WR WKH IROORZLQJ UXOHV

D ,I GNT# LV GHDVVHUWHG DQG FRAME# LV DVVHUWHG RQ WKH VDPH FORFN WKH EXV WUDQVDFWLRQ LV YDOLG DQG ZLOO FRQWLQXH

E 2QH GNT# FDQ EH GHDVVHUWHG FRLQFLGHQW ZLWK DQRWKHU GNT# EHLQJ DVVHUWHG LI WKH EXV LV QRW LQ WKH ,GOH VWDWH 2WKHUZLVH D RQH FORFN GHOD\ LV UHTXLUHG EHWZHHQ WKH GHDVVHUWLRQ RI D GNT# DQG WKH DVVHUWLRQ RI WKH QH[W GNT# RU HOVH WKHUH PD\ EH FRQWHQWLRQ RQ WKH AD OLQHV DQG PAR

F :KLOH FRAME# LV GHDVVHUWHG GNT# PD\ EH GHDVVHUWHG DW DQ\ WLPH LQ RUGHU WR VHUYLFH D KLJKHU SULRULW\ PDVWHU RU LQ UHVSRQVH WR WKH DVVRFLDWHG REQ# EHLQJ GHDVVHUWHG

:KHQ WKH DUELWHU DVVHUWV DQ DJHQW V GNT# DQG WKH EXV LV LQ WKH ,GOH VWDWH WKDW DJHQW PXVW HQDEOH LWV AD[31::00] C/BE[3::0]# DQG RQH FORFN ODWHU PAR RXWSXW EXIIHUV ZLWKLQ HLJKW 3&, FORFNV UHTXLUHG ZKLOH WZR WKUHH FORFNV LV UHFRPPHQGHG

Latency

25.All targets are required to complete the initial data phase of a transaction (read or write) within 16 clocks from the assertion of FRAME#. Host bus bridges have an exception (refer to Section 3.5.1.1.).

56 Higher priority here does not imply a fixed priority arbitration, but refers to the agent that would win arbitration at a given instant in time.

254

Revision 2.2

26.The target is required to complete a subsequent data phase within eight clocks from the completion of the previous data phase.

27.A master is required to assert its IRDY# within eight clocks for any given data phase (initial and subsequent).

Device Selection

28.A target must do a full decode before driving/asserting DEVSEL# or any other target response signal.

29.A target must assert DEVSEL# (claim the transaction) before it is allowed to issue any other target response.

30.In all cases except Target-Abort, once a target asserts DEVSEL# it must not deassert DEVSEL# until FRAME# is deasserted (IRDY# is asserted) and the last data phase has completed.

31.A PCI device is a target of a Type 0 configuration transaction (read or write) only if its IDSEL is asserted, and AD[1::0] are “00” during the address phase of the command.

Parity

3DULW\ LV JHQHUDWHG DFFRUGLQJ WR WKH IROORZLQJ UXOHV

D 3DULW\ LV FDOFXODWHG WKH VDPH RQ DOO 3&, WUDQVDFWLRQV UHJDUGOHVV RI WKH W\SH RU IRUP

E 7KH QXPEHU RI ³ ´V RQ AD[31::00] C/BE[3::0]# DQG PAR HTXDOV DQ HYHQ QXPEHU

F 7KH QXPEHU RI ³ ´V RQ AD[63::32] C/BE[7::4]# DQG PAR64 HTXDOV DQ HYHQ QXPEHU

G *HQHUDWLQJ SDULW\ LV QRW RSWLRQDO LW PXVW EH GRQH E\ DOO 3&, FRPSOLDQW GHYLFHV

33.Only the master of a corrupted data transfer is allowed to report parity errors to software using mechanisms other than PERR# (i.e., requesting an interrupt or asserting SERR#). In some cases, the master delegates this responsibility to a PCI- to-PCI bridge handling posted memory write data. See the PCI-to-PCI Bridge Architecture Specification for details.

255

Revision 2.2

256

Revision 2.2

Appendix D

Class Codes

7KLV DSSHQGL[ GHVFULEHV WKH FXUUHQW &ODVV &RGH HQFRGLQJV 7KLV OLVW PD\ EH HQKDQFHG DW DQ\ WLPH 7KH 3&, 6,* ZHE SDJHV FRQWDLQ WKH ODWHVW YHUVLRQ &RPSDQLHV ZLVKLQJ WR GHILQH D QHZ HQFRGLQJ VKRXOG FRQWDFW WKH 3&, 6,* $OO XQVSHFLILHG YDOXHV DUH UHVHUYHG IRU 6,* DVVLJQPHQW

Base Class

Meaning

00h

Device was built before Class Code

 

definitions were finalized

01h

Mass storage controller

02h

Network controller

03h

Display controller

04h

Multimedia device

05h

Memory controller

06h

Bridge device

07h

Simple communication controllers

08h

Base system peripherals

09h

Input devices

0Ah

Docking stations

0Bh

Processors

0Ch

Serial bus controllers

0Dh

Wireless controller

0Eh

Intelligent I/O controllers

0Fh

Satellite communication controllers

10h

Encryption/Decryption controllers

11h

Data acquisition and signal processing

 

controllers

12h - FEh

Reserved

FFh

Device does not fit in any defined classes

257

Revision 2.2

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG WR SURYLGH EDFNZDUG FRPSDWLELOLW\ IRU GHYLFHV WKDW ZHUH EXLOW EHIRUH WKH &ODVV &RGH ILHOG ZDV GHILQHG 1R QHZ GHYLFHV VKRXOG XVH WKLV YDOXH DQG H[LVWLQJ GHYLFHV VKRXOG VZLWFK WR D PRUH DSSURSULDWH YDOXH LI SRVVLEOH

)RU FODVV FRGHV ZLWK WKLV EDVH FODVV YDOXH WKHUH DUH WZR GHILQHG YDOXHV IRU WKH UHPDLQLQJ ILHOGV DV VKRZQ LQ WKH WDEOH EHORZ $OO RWKHU YDOXHV DUH UHVHUYHG

Base Class

Sub-Class

Interface

Meaning

 

00h

00h

All currently implemented devices

00h

 

 

except VGA-compatible devices

 

01h

00h

VGA-compatible device

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG IRU DOO W\SHV RI PDVV VWRUDJH FRQWUROOHUV 6HYHUDO VXE FODVV YDOXHV DUH GHILQHG 7KH ,'( FRQWUROOHU FODVV LV WKH RQO\ RQH WKDW KDV D VSHFLILF UHJLVWHU OHYHO SURJUDPPLQJ LQWHUIDFH GHILQHG

Base Class

Sub-Class

 

Interface

Meaning

 

 

00h

 

00h

SCSI bus controller

 

 

01h

 

xxh

IDE controller (see below)

01h

02h

 

00h

Floppy disk controller

 

 

03h

 

00h

IPI bus controller

 

 

04h

 

00h

RAID controller

 

 

80h

 

00h

Other mass storage controller

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

)LJXUH ' 3URJUDPPLQJ ,QWHUIDFH %\WH /D\RXW IRU ,'( &RQWUROOHU &ODVV &RGH

7KH 3&, 6,* GRFXPHQW 3&, ,'( &RQWUROOHU 6SHFLILFDWLRQ FRPSOHWHO\ GHVFULEHV WKH OD\RXW DQG PHDQLQJ RI ELWV WKURXJK LQ WKH 3URJUDPPLQJ ,QWHUIDFH E\WH 7KH GRFXPHQW %XV 0DVWHU 3URJUDPPLQJ ,QWHUIDFH IRU ,'( $7$ &RQWUROOHUV GHVFULEHV WKH PHDQLQJ RI ELW LQ WKH 3URJUDPPLQJ ,QWHUIDFH E\WH 7KLV GRFXPHQW FDQ EH REWDLQHG YLD )$; E\ FDOOLQJ DQG UHTXHVWLQJ GRFXPHQW

258

Revision 2.2

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG IRU DOO W\SHV RI QHWZRUN FRQWUROOHUV 6HYHUDO VXE FODVV YDOXHV DUH GHILQHG 7KHUH DUH QR UHJLVWHU OHYHO SURJUDPPLQJ LQWHUIDFHV GHILQHG

Base Class

Sub-Class

Interface

Meaning

 

00h

00h

Ethernet controller

02h

01h

00h

Token Ring controller

 

02h

00h

FDDI controller

 

03h

00h

ATM controller

 

04h

00h

ISDN controller

 

80h

00h

Other network controller

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG IRU DOO W\SHV RI GLVSOD\ FRQWUROOHUV )RU 9*$ GHYLFHV 6XE &ODVV K WKH SURJUDPPLQJ LQWHUIDFH E\WH LV GLYLGHG LQWR D ELW ILHOG WKDW LGHQWLILHV DGGLWLRQDO YLGHR FRQWUROOHU FRPSDWLELOLWLHV $ GHYLFH FDQ VXSSRUW PXOWLSOH LQWHUIDFHV E\ XVLQJ WKH ELW PDS WR LQGLFDWH ZKLFK LQWHUIDFHV DUH VXSSRUWHG )RU WKH ;*$ GHYLFHV 6XE &ODVV K RQO\ WKH VWDQGDUG ;*$ LQWHUIDFH LV GHILQHG 6XE &ODVV K LV IRU FRQWUROOHUV WKDW KDYH KDUGZDUH VXSSRUW IRU ' RSHUDWLRQV DQG DUH QRW 9*$ FRPSDWLEOH

Base Class

Sub-Class

Interface

Meaning

 

 

00000000b

VGA-compatible controller. Memory

 

 

 

addresses 0A0000h through

 

 

 

0BFFFFh. I/O addresses 3B0h to

 

 

 

3BBh and 3C0h to 3DFh and all

 

 

 

aliases of these addresses.

03h

00h

00000001b

8514-compatible controller -- 2E8h

 

 

 

and its aliases, 2EAh-2EFh

 

01h

00h

XGA controller

 

02h

00h

3D controller

 

80h

00h

Other display controller

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG IRU DOO W\SHV RI PXOWLPHGLD GHYLFHV 6HYHUDO VXE FODVV YDOXHV DUH GHILQHG 7KHUH DUH QR UHJLVWHU OHYHO SURJUDPPLQJ LQWHUIDFHV GHILQHG

Base Class

Sub-Class

Interface

Meaning

 

00h

00h

Video device

 

01h

00h

Audio device

04h

02h

00h

Computer telephony device

 

80h

00h

Other multimedia device

259

Revision 2.2

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG IRU DOO W\SHV RI PHPRU\ FRQWUROOHUV UHIHU WR 6HFWLRQ

6HYHUDO VXE FODVV YDOXHV DUH GHILQHG 7KHUH DUH QR UHJLVWHU OHYHO SURJUDPPLQJ LQWHUIDFHV GHILQHG

Base Class

Sub-Class

Interface

Meaning

 

00h

00h

RAM

05h

01h

00h

Flash

 

80h

00h

Other memory controller

%DVH &ODVV K

7KLV EDVH FODVV LV GHILQHG IRU DOO W\SHV RI EULGJH GHYLFHV $ 3&, EULGJH LV DQ\ 3&, GHYLFH WKDW PDSV 3&, UHVRXUFHV PHPRU\ RU , 2 IURP RQH VLGH RI WKH GHYLFH WR WKH RWKHU 6HYHUDO VXE FODVV YDOXHV DUH GHILQHG

Base Class

Sub-Class

Interface

Meaning

 

00h

00h

Host bridge

 

01h

00h

ISA bridge

 

02h

00h

EISA bridge

06h

03h

00h

MCA bridge

 

 

00h

PCI-to-PCI bridge

 

04h

01h

Subtractive Decode PCI-to-PCI

 

 

 

bridge. This interface code identifies

 

 

 

the PCI-to-PCI bridge as a device that

 

 

 

supports subtractive decoding in

 

 

 

addition to all the currently defined

 

 

 

functions of a PCI-to-PCI bridge.

 

05h

00h

PCMCIA bridge

 

06h

00h

NuBus bridge

 

07h

00h

CardBus bridge

 

08h

xxh

RACEway bridge (see below)

 

80h

00h

Other bridge device

5$&(ZD\ LV DQ $16, VWDQGDUG $16, 9,7$ VZLWFKLQJ IDEULF )RU WKH 3URJUDPPLQJ ,QWHUIDFH ELWV > @ DUH UHVHUYHG UHDG RQO\ DQG UHWXUQ ]HURV %LW GHILQHV WKH RSHUDWLRQ PRGH DQG LV UHDG RQO\

7UDQVSDUHQW PRGH

(QG SRLQW PRGH

260

Соседние файлы в предмете [НЕСОРТИРОВАННОЕ]