- •TABLE OF CONTENTS
- •LIST OF ILLUSTRATIONS
- •LIST OF TABLES
- •SECTION 1 INTRODUCTION
- •1.1 Features
- •1.2 Structure
- •Figure 1-1 M68HC11 E-Series Block Diagram
- •SECTION 2 PIN DESCRIPTIONS
- •Figure 2-2 Pin Assignments for 64-Pin QFP
- •Figure 2-3 Pin Assignments for 52-Pin Thin QFP
- •Figure 2-4 Pin Assignments for 56-Pin SDIP
- •2.2 RESET
- •Figure 2-6 External Reset Circuit
- •Figure 2-7 External Reset Circuit with Delay
- •Figure 2-8 Common Crystal Connections
- •Figure 2-9 External Oscillator Connections
- •Figure 2-10 One Crystal Driving Two MCUs
- •2.4 E-Clock Output (E)
- •2.5 Interrupt Request (IRQ)
- •2.6 Non-Maskable Interrupt (XIRQ/VPPE)
- •2.7 MODA and MODB (MODA/LIR and MODB/VSTBY)
- •2.9 STRA/AS
- •2.10 STRB/R/W
- •2.11 Port Signals
- •Table 2-1 Port Signal Functions
- •2.11.1 Port A
- •2.11.2 Port B
- •2.11.3 Port C
- •2.11.4 Port D
- •2.11.5 Port E
- •SECTION 3 CENTRAL PROCESSING UNIT
- •3.1 CPU Registers
- •Figure 3-1 Programming Model
- •3.1.1 Accumulators A, B, and D
- •3.1.2 Index Register X (IX)
- •3.1.3 Index Register Y (IY)
- •3.1.4 Stack Pointer (SP)
- •Figure 3-2 Stacking Operations
- •3.1.5 Program Counter (PC)
- •Table 3-1 Reset Vector Comparison
- •3.1.6 Condition Code Register (CCR)
- •3.1.6.1 Carry/Borrow (C)
- •3.1.6.2 Overflow (V)
- •3.1.6.3 Zero (Z)
- •3.1.6.4 Negative (N)
- •3.1.6.5 Interrupt Mask (I)
- •3.1.6.6 Half Carry (H)
- •3.1.6.7 X Interrupt Mask (X)
- •3.1.6.8 Stop Disable (S)
- •3.2 Data Types
- •3.3 Opcodes and Operands
- •3.4 Addressing Modes
- •3.4.1 Immediate
- •3.4.2 Direct
- •3.4.3 Extended
- •3.4.4 Indexed
- •3.4.5 Inherent
- •3.4.6 Relative
- •3.5 Instruction Set
- •SECTION 4 OPERATING MODES AND ON-CHIP MEMORY
- •4.1 Operating Modes
- •4.1.1 Single-Chip Mode
- •4.1.2 Expanded Mode
- •Figure 4-1 Address/Data Demultiplexing
- •4.1.3 Test Mode
- •4.1.4 Bootstrap Mode
- •4.2 Memory Map
- •Figure 4-3 Memory Map for MC68HC(7)11E20
- •Figure 4-4 Memory Map for MC68HC811E2
- •Figure 4-5 RAM Standby MODB/VSTBY Connections
- •4.2.1 Mode Selection
- •Table 4-2 Hardware Mode Select Summary
- •4.2.2 System Initialization
- •Table 4-3 Write Access Limited Registers
- •4.2.2.1 CONFIG Register
- •Table 4-4 EEPROM Mapping
- •4.2.2.2 INIT Register
- •Table 4-5 RAM Mapping
- •Table 4-6 Register Mapping
- •4.2.2.3 OPTION Register
- •4.3 EPROM/OTPROM
- •4.3.1 Programming an Individual EPROM Address
- •4.3.2 Programming EPROM with Downloaded Data
- •4.3.3 EPROM Programming Control Register
- •4.4 EEPROM
- •4.4.1 EEPROM Programming
- •4.4.1.1 BPROT Register
- •Table 4-7 EEPROM Block Protect
- •Table 4-8 EEPROM Block Protect (MC68HC811E2)
- •4.4.1.2 PPROG Register
- •Table 4-9 EEPROM Erase
- •4.4.1.3 EEPROM Bulk Erase
- •4.4.1.4 EEPROM Row Erase
- •4.4.1.5 EEPROM Byte Erase
- •4.4.1.6 CONFIG Register Programming
- •4.4.2 EEPROM Security
- •SECTION 5 RESETS AND INTERRUPTS
- •5.1 Resets
- •5.1.1 Power-On Reset
- •5.1.2 External Reset (RESET)
- •5.1.3 COP Reset
- •Table 5-1 COP Timer Rate Select
- •5.1.4 Clock Monitor Reset
- •5.1.5 Option Register
- •5.1.6 CONFIG Register
- •5.2 Effects of Reset
- •5.2.1 Central Processing Unit
- •5.2.2 Memory Map
- •5.2.3 Timer
- •5.2.4 Real-Time Interrupt (RTI)
- •5.2.5 Pulse Accumulator
- •5.2.6 Computer Operating Properly (COP)
- •5.2.7 Serial Communications Interface (SCI)
- •5.2.8 Serial Peripheral Interface (SPI)
- •5.2.9 Analog-to-Digital Converter
- •5.2.10 System
- •5.3 Reset and Interrupt Priority
- •Table 5-3 Highest Priority Interrupt Selection
- •5.4 Interrupts
- •Table 5-4 Interrupt and Reset Vector Assignments
- •5.4.1 Interrupt Recognition and Register Stacking
- •Table 5-5 Stacking Order on Entry to Interrupts
- •5.4.2 Non-Maskable Interrupt Request (XIRQ)
- •5.4.3 Illegal Opcode Trap
- •5.4.4 Software Interrupt
- •5.4.5 Maskable Interrupts
- •5.4.6 Reset and Interrupt Processing
- •Figure 5-1 Processing Flow out of Reset (1 of 2)
- •Figure 5-1 Processing Flow out of Reset (2 of 2)
- •Figure 5-2 Interrupt Priority Resolution (1 of 2)
- •Figure 5-2 Interrupt PriorityResolution (2 of 2)
- •Figure 5-3 Interrupt Source Resolution Within SCI
- •5.5 Low Power Operation
- •5.5.1 WAIT
- •5.5.2 STOP
- •SECTION 6 PARALLEL INPUT/OUTPUT
- •Table 6-1 Input/Output Ports
- •6.1 Port A
- •6.2 Port B
- •6.3 Port C
- •6.4 Port D
- •6.5 Port E
- •6.6 Handshake Protocol
- •6.7 Parallel I/O Control Register
- •Table 6-2 Parallel I/O Control
- •SECTION 7 SERIAL COMMUNICATIONS INTERFACE
- •7.1 Data Format
- •7.2 Transmit Operation
- •Figure 7-1 SCI Transmitter Block Diagram
- •7.3 Receive Operation
- •Figure 7-2 SCI Receiver Block Diagram
- •7.4 Wakeup Feature
- •7.4.1 Idle-Line Wakeup
- •7.4.2 Address-Mark Wakeup
- •7.5 SCI Error Detection
- •7.6 SCI Registers
- •7.6.1 Serial Communications Data Register
- •7.6.2 Serial Communications Control Register 1
- •7.6.3 Serial Communications Control Register 2
- •7.6.4 Serial Communication Status Register
- •7.6.5 Baud Rate Register
- •Table 7-1 Baud Rate Prescaler Selects
- •Table 7-2 Baud Rate Selects
- •Figure 7-3 SCI Baud Rate Generator Block Diagram
- •7.7 Status Flags and Interrupts
- •7.7.1 Receiver Flags
- •Figure 7-5 Interrupt Source Resolution Within SCI
- •SECTION 8 SERIAL PERIPHERAL INTERFACE
- •8.1 Functional Description
- •Figure 8-1 SPI Block Diagram
- •8.2 SPI Transfer Formats
- •Figure 8-2 SPI Transfer Format
- •8.2.1 Clock Phase and Polarity Controls
- •8.3 SPI Signals
- •8.3.1 Master In Slave Out
- •8.3.2 Master Out Slave In
- •8.3.3 Serial Clock
- •8.3.4 Slave Select
- •8.4 SPI System Errors
- •8.5 SPI Registers
- •8.5.1 Serial Peripheral Control
- •Table 8-1 SPI Clock Rates
- •8.5.2 Serial Peripheral Status
- •8.5.3 Serial Peripheral Data I/O Register
- •SECTION 9 TIMING SYSTEM
- •Figure 9-1 Timer Clock Divider Chains
- •Table 9-1 Timer Summary
- •9.1 Timer Structure
- •Figure 9-2 Capture/Compare Block Diagram
- •9.2 Input Capture
- •9.2.1 Timer Control Register 2
- •Table 9-2 Timer Control Configuration
- •9.2.2 Timer Input Capture Registers
- •9.3 Output Compare
- •9.3.1 Timer Output Compare Registers
- •9.3.2 Timer Compare Force Register
- •9.3.3 Output Compare Mask Register
- •9.3.4 Output Compare Data Register
- •9.3.5 Timer Counter Register
- •9.3.6 Timer Control Register 1
- •Table 9-3 Timer Output Compare Actions
- •9.3.7 Timer Interrupt Mask Register 1
- •9.3.8 Timer Interrupt Flag Register 1
- •9.3.9 Timer Interrupt Mask Register 2
- •Table 9-4 Timer Prescale
- •9.3.10 Timer Interrupt Flag Register 2
- •9.4 Real-Time Interrupt
- •Table 9-5 RTI Rates
- •9.4.1 Timer Interrupt Mask Register 2
- •9.4.2 Timer Interrupt Flag Register 2
- •9.4.3 Pulse Accumulator Control Register
- •9.5 Computer Operating Properly Watchdog Function
- •9.6 Pulse Accumulator
- •Figure 9-3 Pulse Accumulator
- •Table 9-6 Pulse Accumulator Timing
- •9.6.1 Pulse Accumulator Control Register
- •Table 9-7 Pulse Accumulator Edge Control
- •9.6.2 Pulse Accumulator Count Register
- •9.6.3 Pulse Accumulator Status and Interrupt Bits
- •SECTION 10 ANALOG-TO-DIGITAL CONVERTER
- •10.1 Overview
- •10.1.1 Multiplexer
- •Figure 10-1 A/D Converter Block Diagram
- •10.1.2 Analog Converter
- •10.1.3 Digital Control
- •10.1.4 Result Registers
- •10.1.5 A/D Converter Clocks
- •10.1.6 Conversion Sequence
- •Figure 10-3 A/D Conversion Sequence
- •10.2 A/D Converter Power-Up and Clock Select
- •10.3 Conversion Process
- •10.4 Channel Assignments
- •Table 10-1 Converter Channel Assignments
- •10.6 Multiple-Channel Operation
- •10.7 Operation in STOP and WAIT Modes
- •10.8 A/D Control/Status Registers
- •Table 10-2 A/D Converter Channel Selection
- •10.9 A/D Converter Result Registers
- •APPENDIX A ELECTRICAL CHARACTERISTICS
- •Table A-1 Maximum Ratings
- •Table A-2 Thermal Characteristics
- •Figure A-1 Test Methods
- •Table A-4 Control Timing
- •Table A-4a Control Timing (MC68L11E9)
- •Figure A-2 Timer Inputs
- •Figure A-3 POR External Reset Timing Diagram
- •Table A-5 Peripheral Port Timing
- •Table A-5a Peripheral Port Timing (MC68L11E9)
- •Figure A-7 Port Read Timing Diagram
- •Figure A-8 Port Write Timing Diagram
- •Figure A-9 Simple Input Strobe Timing Diagram
- •Figure A-10 Simple Output Strobe Timing Diagram
- •Figure A-11 Port C Input Handshake Timing Diagram
- •Table A-7 Expansion Bus Timing
- •Table A-7a Expansion Bus Timing (MC68L11E9)
- •Table A-8 Serial Peripheral Interface Timing
- •Table A-9 EEPROM Characteristics
- •Table A-9a EEPROM Characteristics (MC68L11E9)
- •B.1 Ordering Information
- •APPENDIX C DEVELOPMENT SUPPORT
- •C.1 Motorola M68HC11 E-Series Development Tools
- •C.2 EVS — Evaluation System
- •C.3 Motorola Modular Development System (MMDS11)
- •C.4 SPGMR11— Serial Programmer for M68HC11 MCUs
- •SUMMARY OF CHANGES
Table A-7 Expansion Bus Timing
|
|
VDD = 5.0 Vdc ±10%, VSS = 0 Vdc, TA = TL to TH |
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Num |
Characteristic |
|
Symbol |
1.0 MHz |
2.0 MHz |
3.0 MHz |
|
Unit |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Min |
Max |
Min |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Frequency of Operation (E-Clock Frequency) |
fo |
dc |
1.0 |
dc |
2.0 |
dc |
3.0 |
|
MHz |
|
|
1 |
Cycle Time |
|
tcyc |
1000 |
— |
500 |
— |
333 |
— |
ns |
|
|
2 |
Pulse Width, E Low |
|
PWEL |
477 |
— |
227 |
— |
146 |
— |
ns |
|
|
|
PWEL = 1/2 tcyc –23 ns |
(Note 1) |
|
|
|
|
|
|
|
|
|
|
3 |
Pulse Width, E High |
|
PWEH |
472 |
— |
222 |
— |
141 |
— |
ns |
|
|
|
PWEH = 1/2 tcyc –28 ns |
(Note 1) |
|
|
|
|
|
|
|
|
|
|
4a |
E and AS Rise Time |
|
tr |
— |
20 |
— |
20 |
— |
20 |
|
ns |
|
4b |
E and AS Fall Time |
|
tf |
— |
20 |
— |
20 |
— |
15 |
|
|
|
9 |
Address Hold Time |
|
tAH |
95.5 |
— |
33 |
— |
26 |
— |
ns |
|
|
|
tAH = 1/8 tcyc –29.5 ns |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
|
12 |
Nonmultiplexed Address Valid Time to E Rise |
tAV |
281.5 |
— |
94 |
— |
54 |
— |
ns |
||
A |
|
tAV = PWEL –(tASD + 80 ns) |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
17 |
Read Data Setup Time |
|
tDSR |
30 |
— |
30 |
— |
30 |
— |
ns |
||
18 |
Read Data Hold Time (Max = tMAD) |
tDHR |
0 |
145.5 |
0 |
83 |
0 |
51 |
|
ns |
||
19 |
Write Data Delay Time |
|
tDDW |
— |
190.5 |
— |
128 |
|
71 |
ns |
||
|
tDDW = 1/8 tcyc + 65.5 ns |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
|
|
21 |
Write Data Hold Time |
|
tDHW |
95.5 |
— |
33 |
— |
26 |
— |
ns |
|
|
|
tDHW = 1/8 tcyc –29.5 ns |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
|
22 |
Multiplexed Address Valid Time to E Rise |
tAVM |
271.5 |
— |
84 |
— |
54 |
— |
ns |
||
|
|
tAVM = PWEL –(tASD + 90 ns) |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
|
24 |
Multiplexed Address Valid Time to AS Fall |
tASL |
151 |
— |
26 |
— |
13 |
— |
ns |
||
|
|
tASL = PWASH –70 ns |
(Note 1) |
|
|
|
|
|
|
|
|
|
|
25 |
Multiplexed Address Hold Time |
|
tAHL |
95.5 |
— |
33 |
— |
31 |
— |
ns |
|
|
|
tAHL = 1/8 tcyc –29.5 ns |
(Note 1, 2b) |
|
|
|
|
|
|
|
|
|
|
26 |
Delay Time, E to AS Rise |
|
tASD |
115.5 |
— |
53 |
— |
31 |
— |
ns |
|
|
|
tASD = 1/8 tcyc –9.5 ns |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
|
27 |
Pulse Width, AS High |
|
PWASH |
221 |
— |
96 |
— |
63 |
— |
ns |
|
|
|
PWASH = 1/4 tcyc –29 ns |
(Note 1) |
|
|
|
|
|
|
|
|
|
|
28 |
Delay Time, AS to E Rise |
|
tASED |
115.5 |
— |
53 |
— |
31 |
— |
ns |
|
|
|
tASED = 1/8 tcyc –9.5 ns |
(Note 1, 2b) |
|
|
|
|
|
|
|
|
|
|
29 |
MPU Address Access Time |
(Note 2a) |
tACCA |
744.5 |
— |
307 |
— |
196 |
— |
ns |
|
|
|
tACCA = tcyc –(PWEL–tAVM) –tDSR–tf |
|
|
|
|
|
|
|
|
|
|
|
35 |
MPU Access Time |
|
tACCE |
— |
442 |
— |
192 |
|
111 |
ns |
|
|
|
tACCE = PWEH –tDSR |
|
|
|
|
|
|
|
|
|
|
|
36 |
Multiplexed Address Delay |
|
tMAD |
145.5 |
— |
83 |
— |
51 |
— |
ns |
|
|
|
(Previous Cycle MPU Read) |
|
|
|
|
|
|
|
|
|
|
|
|
tMAD = tASD + 30 ns |
(Note 1, 2a) |
|
|
|
|
|
|
|
|
|
1.Formula only for dc to 2 MHz.
2.Input clocks with duty cycles other than 50% affect bus performance. Timing parameters affected by input clock duty cycle are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of 1/8 tcyc in the above formulas, where applicable:
(a)(1–DC) × 1/4 tcyc
(b)DC × 1/4 tcyc
Where:
DC is the decimal value of duty cycle percentage (high time).
3. All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted.
MOTOROLA |
ELECTRICAL CHARACTERISTICS |
M68HC11 E SERIES |
A-18 |
|
TECHNICAL DATA |
Table A-7a Expansion Bus Timing (MC68L11E9)
VDD = 3.0 Vdc to 5.5 Vdc, VSS = 0 Vdc, TA = TL to TH
Num |
Characteristic |
|
Symbol |
1.0 MHz |
2.0 MHz |
Unit |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Min |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
|
|
Frequency of Operation (E-Clock Frequency) |
|
fo |
dc |
1.0 |
dc |
2.0 |
MHz |
|
1 |
Cycle Time |
|
tcyc |
1000 |
— |
500 |
— |
ns |
|
2 |
Pulse Width, E Low |
|
PWEL |
475 |
— |
225 |
— |
ns |
|
|
PWEL = 1/2 tcyc –25 ns |
|
|
|
|
|
|
|
|
3 |
Pulse Width, E High |
|
PWEH |
470 |
— |
220 |
— |
ns |
|
|
PWEH = 1/2 tcyc –30 ns |
|
|
|
|
|
|
|
|
4A |
E and AS Rise Time |
|
tr |
— |
25 |
— |
25 |
ns |
|
4B |
E and AS Fall Time |
|
tf |
— |
25 |
— |
25 |
ns |
|
9 |
Address Hold Time |
|
tAH |
95 |
— |
33 |
— |
ns |
|
|
tAH = 1/8 tcyc –30 ns |
(Note 1a) |
|
|
|
|
|
|
|
12 |
Nonmultiplexed Address Valid Time to E Rise |
|
tAV |
275 |
— |
88 |
— |
ns |
|
|
tAV = PWEL –(tASD + 80 ns) |
(Note 1a) |
|
|
|
|
|
|
A |
17 |
Read Data Setup Time |
|
tDSR |
30 |
— |
30 |
— |
ns |
|
18 |
Read Data Hold Time (Max = tMAD) |
|
tDHR |
0 |
150 |
0 |
88 |
ns |
|
19 |
Write Data Delay Time |
|
tDDW |
— |
195 |
— |
133 |
ns |
|
|
tDDW = 1/8 tcyc + 70 ns |
(Note 1a) |
|
|
|
|
|
|
|
21 |
Write Data Hold Time |
|
tDHW |
95 |
— |
33 |
— |
ns |
|
|
tDHW = 1/8 tcyc –30 ns |
(Note 1a) |
|
|
|
|
|
|
|
22 |
Multiplexed Address Valid Time to E Rise |
|
tAVM |
265 |
— |
78 |
— |
ns |
|
|
tAVM = PWEL –(tASD + 90 ns) |
(Note 1a) |
|
|
|
|
|
|
|
24 |
Multiplexed Address Valid Time to AS Fall |
|
tASL |
150 |
— |
25 |
— |
ns |
|
|
tASL = PWASH –70 ns |
|
|
|
|
|
|
|
|
25 |
Multiplexed Address Hold Time |
|
tAHL |
95 |
— |
33 |
— |
ns |
|
|
tAHL = 1/8 tcyc –30 ns |
(Note 1b) |
|
|
|
|
|
|
|
26 |
Delay Time, E to AS Rise |
|
tASD |
120 |
— |
58 |
— |
ns |
|
|
tASD = 1/8 tcyc –5 ns |
(Note 1a) |
|
|
|
|
|
|
|
27 |
Pulse Width, AS High |
|
PWASH |
220 |
— |
95 |
— |
ns |
|
|
PWASH = 1/4 tcyc –30 ns |
|
|
|
|
|
|
|
|
28 |
Delay Time, AS to E Rise |
|
tASED |
120 |
— |
58 |
— |
ns |
|
|
tASED = 1/8 tcyc –5 ns |
(Note 1b) |
|
|
|
|
|
|
|
29 |
MPU Address Access Time |
(Note 1a) |
tACCA |
735 |
— |
298 |
— |
ns |
|
|
tACCA = tcyc –(PWEL–tAVM) –tDSR–tf |
|
|
|
|
|
|
|
|
35 |
MPU Access Time |
|
tACCE |
— |
440 |
— |
190 |
ns |
|
|
tACCE = PWEH –tDSR |
|
|
|
|
|
|
|
|
36 |
Multiplexed Address Delay |
|
tMAD |
150 |
— |
88 |
— |
ns |
|
|
(Previous Cycle MPU Read) |
|
|
|
|
|
|
|
|
|
tMAD = tASD + 30 ns |
(Note 1a) |
|
|
|
|
|
|
|
NOTES:
1.Input clocks with duty cycles other than 50% affect bus performance. Timing parameters affected by input clock duty cycle are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of 1/8 tcyc in the above formulas, where applicable:
(a)(1–DC) × 1/4 tcyc
(b)DC × 1/4 tcyc
Where:
DC is the decimal value of duty cycle percentage (high time).
2. All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted.
M68HC11 E SERIES |
ELECTRICAL CHARACTERISTICS |
MOTOROLA |
TECHNICAL DATA |
|
A-19 |
|
|
|
1 |
|
|
|
|
2 |
|
3 |
4B |
|
E |
|
|
|
|
|
|
|
4A |
|
|
|
|
12 |
|
|
9 |
|
R/W, ADDRESS |
|
|
|
|
|
(NON-MUX) |
|
|
|
|
|
36 |
22 |
|
35 |
17 |
|
|
29 |
|
18 |
|
|
|
|
|
||
|
READ |
ADDRESS |
|
|
DATA |
|
ADDRESS/DATA |
|
19 |
|
21 |
|
(MULTIPLEXED) |
|
|
||
|
|
|
|
|
|
|
WRITE |
ADDRESS |
|
|
DATA |
A |
|
25 |
|
|
|
4A |
24 |
4B |
|
|
|
AS |
|
|
|
|
|
26 |
27 |
28 |
|
|
NOTE: Measurement points shown are 20% and 70% of VDD.
MUX BUS TIM
Figure A-14 Multiplexed Expansion Bus Timing Diagram
MOTOROLA |
ELECTRICAL CHARACTERISTICS |
M68HC11 E SERIES |
A-20 |
|
TECHNICAL DATA |
Table A-8 Serial Peripheral Interface Timing
|
VDD = 5.0 Vdc ±10%, VSS = 0 Vdc, TA = TL to TH |
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
||
Num |
Characteristic |
Symbol |
2.0 MHz |
3.0 MHz |
Unit |
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Min |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
||
|
Operating Frequency |
|
dc |
0.5 |
dc |
0.5 |
fop |
|
||
|
Master |
fop(m) |
|
|||||||
|
Slave |
fop(s) |
dc |
2.0 |
dc |
3.0 |
MHz |
|
||
1 |
Cycle Time |
|
2.0 |
— |
2.0 |
— |
tcyc |
|
||
|
Master |
tcyc(m) |
|
|||||||
|
Slave |
tcyc(s) |
500 |
— |
333 |
— |
ns |
|
||
2 |
Enable Lead Time |
|
— |
— |
— |
— |
ns |
|
||
|
Master (Note 2) |
tlead(m) |
|
|||||||
|
Slave |
tlead(s) |
250 |
— |
240 |
— |
ns |
|
||
3 |
Enable Lag Time |
|
— |
— |
— |
— |
ns |
|
||
|
Master (Note 2) |
tlag(m) |
|
|||||||
|
Slave |
tlag(s) |
250 |
— |
240 |
— |
ns |
|
||
4 |
Clock (SCK) High Time |
|
340 |
— |
227 |
— |
ns |
A |
||
|
Master |
tw(SCKH)m |
||||||||
|
Slave |
tw(SCKH)s |
190 |
— |
127 |
— |
ns |
|||
5 |
Clock (SCK) Low Time |
|
340 |
— |
227 |
— |
ns |
|||
|
Master |
tw(SCKL)m |
||||||||
|
Slave |
tw(SCKL)s |
190 |
— |
127 |
— |
ns |
|||
6 |
Data Setup Time (Inputs) |
|
100 |
— |
100 |
— |
ns |
|
||
|
Master |
tsu(m) |
|
|||||||
|
Slave |
tsu(s) |
100 |
— |
100 |
— |
ns |
|
||
7 |
Data Hold Time (Inputs) |
|
100 |
— |
100 |
— |
ns |
|
||
|
Master |
th(m) |
|
|||||||
|
Slave |
th(s) |
100 |
— |
100 |
— |
ns |
|
||
8 |
Access Time (Time to Data Active from |
|
|
|
|
|
|
|
||
|
High-Impedance State) |
|
0 |
120 |
0 |
120 |
ns |
|
||
|
Slave |
ta |
|
|||||||
9 |
Disable Time (Hold Time to High-Impedance State) |
|
— |
240 |
— |
167 |
ns |
|
||
|
Slave |
tdis |
|
|||||||
10 |
Data Valid (After Enable Edge) (Note 3) |
tv(s) |
— |
240 |
— |
167 |
ns |
|
||
11 |
Data Hold Time (Outputs) (After Enable Edge) |
tho |
0 |
— |
0 |
— |
ns |
|
||
12 |
Rise Time (20% VDD to 70% VDD, CL = 200 pF) |
trm |
|
|
|
|
|
|
||
|
SPI Outputs (SCK, MOSI, and MISO) |
— |
100 |
— |
100 |
ns |
|
|||
|
SPI Inputs (SCK, MOSI, MISO, and |
SS) |
|
trs |
— |
2.0 |
— |
2.0 |
s |
|
13 |
Fall Time (70% VDD to 20% VDD, CL = 200 pF) |
tfm |
|
|
|
|
|
|
||
|
SPI Outputs (SCK, MOSI, and MISO) |
— |
100 |
— |
100 |
ns |
|
|||
|
SPI Inputs (SCK, MOSI, MISO, and |
SS) |
|
tfs |
— |
2.0 |
— |
2.0 |
s |
|
1.All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted.
2.Signal production depends on software.
3.Assumes 200 pF load on SCK, MOSI, and MISO pins.
M68HC11 E SERIES |
ELECTRICAL CHARACTERISTICS |
MOTOROLA |
TECHNICAL DATA |
|
A-21 |
Table A-8a Serial Peripheral Interface Timing (MC68L11E9)
|
Num |
Characteristic |
Symbol |
1.0 MHz |
2.0 MHz |
Unit |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Min |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
||
|
|
Operating Frequency |
|
dc |
0.5 |
dc |
0.5 |
fop |
||
|
|
Master |
fop(m) |
|||||||
|
|
Slave |
fop(s) |
dc |
1.0 |
dc |
2.0 |
MHz |
||
|
1 |
Cycle Time |
|
2.0 |
— |
2.0 |
— |
tcyc |
||
|
|
Master |
tcyc(m) |
|||||||
|
|
Slave |
tcyc(s) |
1000 |
— |
500 |
— |
ns |
||
|
2 |
Enable Lead Time |
|
— |
— |
— |
— |
ns |
||
|
|
Master (Note 2) |
tlead(m) |
|||||||
|
|
Slave |
tlead(s) |
500 |
— |
250 |
— |
ns |
||
|
3 |
Enable Lag Time |
|
— |
— |
— |
— |
ns |
||
|
|
Master (Note 2) |
tlag(m) |
|||||||
|
|
Slave |
tlag(s) |
500 |
— |
250 |
— |
ns |
||
|
4 |
Clock (SCK) High Time |
|
680 |
— |
340 |
— |
ns |
||
|
|
Master |
tw(SCKH)m |
|||||||
A |
|
Slave |
tw(SCKH)s |
380 |
— |
190 |
— |
ns |
||
5 |
Clock (SCK) Low Time |
|
680 |
— |
340 |
— |
ns |
|||
|
Master |
tw(SCKL)m |
||||||||
|
Slave |
tw(SCKL)s |
380 |
— |
190 |
— |
ns |
|||
6 |
Data Setup Time (Inputs) |
|
100 |
— |
100 |
— |
ns |
|||
Master |
tsu(m) |
|||||||||
|
|
Slave |
tsu(s) |
100 |
— |
100 |
— |
ns |
||
|
7 |
Data Hold Time (Inputs) |
|
100 |
— |
100 |
— |
ns |
||
|
|
Master |
th(m) |
|||||||
|
|
Slave |
th(s) |
100 |
— |
100 |
— |
ns |
||
|
8 |
Access Time |
|
|
|
|
|
|
||
|
|
(Time to Data Active from High-Impedance |
|
0 |
120 |
0 |
120 |
ns |
||
|
|
State) |
ta |
|||||||
|
|
Slave |
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
||
|
9 |
Disable Time |
|
|
|
|
|
|
||
|
|
(Hold Time to High-Impedance State) |
|
— |
240 |
— |
240 |
ns |
||
|
|
Slave |
tdis |
|||||||
|
10 |
Data Valid (After Enable Edge) (Note 3) |
tv(s) |
— |
240 |
— |
240 |
ns |
||
|
11 |
Data Hold Time (Outputs) (After Enable Edge) |
tho |
0 |
— |
0 |
— |
ns |
||
|
12 |
Rise Time (20% VDD to 70% VDD, CL = 200 pF) |
trm |
|
|
|
|
|
||
|
|
SPI Outputs (SCK, MOSI, and MISO) |
— |
100 |
— |
100 |
ns |
|||
|
|
SPI Inputs (SCK, MOSI, MISO, and |
SS) |
|
trs |
— |
2.0 |
— |
2.0 |
s |
|
13 |
Fall Time (70% VDD to 20% VDD, CL = 200 pF) |
tfm |
|
|
|
|
|
||
|
|
SPI Outputs (SCK, MOSI, and MISO) |
— |
100 |
— |
100 |
ns |
|||
|
|
SPI Inputs (SCK, MOSI, MISO, and |
SS) |
|
tfs |
— |
2.0 |
— |
2.0 |
s |
NOTES:
1.All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted.
2.Signal production depends on software.
3.Assumes 100 pF load on all SPI pins.
MOTOROLA |
ELECTRICAL CHARACTERISTICS |
M68HC11 E SERIES |
A-22 |
|
TECHNICAL DATA |
SS |
SS is held high on master. |
|
|
(INPUT) |
|
|
|
|
|
|
|
|
1 |
13 |
12 |
SCK (CPOL = 0) |
SEE |
|
5 |
|
|
|
|
|
|
||
(OUTPUT) |
NOTE |
4 |
|
|
|
|
|
|
13 |
12 |
|
|
|
5 |
|
||
SCK (CPOL = 1) |
SEE |
|
|
|
|
|
|
|
|
||
(OUTPUT) |
NOTE |
|
4 |
|
|
|
6 |
7 |
|
|
|
|
|
|
|
||
MISO |
|
MSB IN |
|
BIT 6 - - - -1 |
LSB IN |
(INPUT) |
|
|
|||
|
|
|
|
|
|
|
10 (ref) |
|
11 |
10 |
11 (ref) |
MOSI |
MASTER MSB OUT |
|
BIT 6 - - - -1 |
MASTER LSB OUT |
|
(OUTPUT) |
|
||||
|
|
|
|
|
|
|
13 |
|
|
|
12 |
NOTE: This first clock edge is generated internally but is not seen at the SCK pin. |
SPI MASTER CPHA0 TIM |
||||
|
|
|
|
|
a) SPI Master Timing (CPHA = 0)
A
SS |
SS is held high on master. |
|
|
|
|
(INPUT) |
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
13 |
12 |
|
SCK (CPOL = 0) |
5 |
|
|
|
|
|
|
|
|
SEE |
|
(OUTPUT) |
4 |
|
|
|
NOTE |
|
|
|
|
|
|
|
5 |
|
|
13 |
|
SCK (CPOL = 1) |
|
|
|
SEE |
|
|
|
|
|
||
(OUTPUT) |
4 |
|
|
|
NOTE |
|
12 |
|
6 |
7 |
|
|
|
|
|||
MISO |
MSB IN |
|
BIT 6 - - - -1 |
|
LSB IN |
(INPUT) |
|
|
|||
|
|
|
|
|
|
|
10 (ref) |
11 |
10 |
|
11 (ref) |
MOSI |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
MASTER MSB OUT |
|
|
|
BIT 6 - - - -1 |
|
|
|
MASTER LSB OUT |
|||||||||||||||
(OUTPUT) |
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||||
|
|
|
|
|
|
|
|
||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
13 |
|
|
|
|
|
12 |
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
NOTE: This last clock edge is generated internally but is not seen at the SCK pin. |
|
|
|
|
|
SPI MASTER CPHA1 TIM |
b) SPI Master Timing (CPHA = 1) Figure A-15 SPI Timing Diagram (1 of 2)
M68HC11 E SERIES |
ELECTRICAL CHARACTERISTICS |
MOTOROLA |
TECHNICAL DATA |
|
A-23 |
SS (INPUT)
SCK (CPOL = 0) (INPUT)
SCK (CPOL = 1) (INPUT)
MISO (OUTPUT)
MOSI (INPUT)
|
1 |
|
2 |
4 |
|
5 |
||
|
||
8 |
|
|
SLAVE |
MSB OUT |
|
6 |
7 |
MSB IN
5 |
13 |
12 |
3 |
|
|
|
|
4 |
12 |
13 |
9 |
|
|||
|
BIT 6 - - - -1 |
SLAVE LSB OUT |
SEE |
|
NOTE |
||
|
|
|
|
10 |
11 |
11 |
|
|
BIT 6 - - - -1 |
LSB IN |
|
NOTE: Not defined but normally MSB of character just received.
SPI SLAVE CPHA0 TIM
A
a) SPI Slave Timing (CPHA = 0)
SS (INPUT)
SCK (CPOL = 0) (INPUT)
SCK (CPOL = 1) (INPUT)
MISO (OUTPUT)
2 |
8 |
SEE |
NOTE |
MOSI (INPUT)
1 |
5 |
|
|
10 |
4 |
|
|
SLAVE |
MSB OUT |
6 |
7 |
MSB IN
|
12 |
13 |
|
4 |
|
|
3 |
5 |
|
|
|
|
|
|
|
|
13 |
12 |
9 |
BIT 6 - - - -1 |
|
SLAVE LSB OUT |
|
10 |
11 |
|
|
BIT 6 - - - -1 |
|
LSB IN |
|
NOTE: Not defined but normally LSB of character previously transmitted.
SPI SLAVE CPHA1 TIM
b) SPI Slave Timing (CPHA = 1) Figure A-15 SPI Timing Diagram (2 of 2)
MOTOROLA |
ELECTRICAL CHARACTERISTICS |
M68HC11 E SERIES |
A-24 |
|
TECHNICAL DATA |