TMS320VC5502

Fixed-Point Digital Signal Processor

www.ti.com

SPRS166J –APRIL 2001 –REVISED AUGUST 2006

3.9Direct Memory Access (DMA) Controller

The 5502 DMA provides the following features:

Four standard ports for the following data resources: two for DARAM, one for Peripherals, and one for External Memory

Six channels, which allow the DMA controller to track the context of six independent DMA channels

Programmable low/high priority for each DMA channel

One interrupt for each DMA channel

Event synchronization. DMA transfers in each channel can be dependent on the occurrence of selected events.

Programmable address modification for source and destination addresses

Idle mode that allows the DMA controller to be placed in a low-power (idle) state under software control

The 5502 has an Auto-wakeup/Idle function for McBSP to DMA to on-chip memory data transfers when the DMA and the McBSP are both set to IDLE. In the case that the McBSP is set to external clock mode and the McBSP and the DMA are set to idle, the McBSP and the DMA can wake up from IDLE state automatically if the McBSP gets a new data transfer. The McBSP and the DMA enter the idle state automatically after data transfer is complete. [The clock generator (PLL) should be active and the PLL core should not be in power-down mode for the Auto-wakeup/Idle function to work.]

The 5502 DMA controller allows transfers to be synchronized to selected events. The 5502 supports 16 separate synchronization events and each channel can be tied to separate synchronization event independent of the other channels. Synchronization events are selected by programming the SYNC field in the channel-specific DMA Channel Control Register (DMA_CCR).

The 5502 DMA can access all the internal DARAM space as well as all external memory space. The 5502 DMA also has access to the registers for the following peripheral modules: McBSP, UART, GPIO, PGPIO, and I2C.

3.9.1DMA Channel 0 Control Register (DMA_CCR0)

The DMA Channel 0 Control Register (DMA_CCR0) bit layouts are shown in Figure 3-11. DMA_CCR1 to DMA_CCR5 have similar bit layouts. See the TMS320VC5501/5502 DSP Direct Memory Access (DMA) Controller Reference Guide (literature number SPRU613) for more information on the DMA Channel n Control Register (n = 0, 1, 2, 3, 4, or 5).

15

14

13

12

11

10

9

8

DSTAMODE

SRCAMODE

 

ENDPROG

WP

REPEAT

AUTOINIT

 

R/W, 00

R/W, 00

 

R/W, 0

R/W, 0

R/W, 0

R/W, 0

7

6

5

4

 

 

 

0

EN

PRIO

FS

 

 

SYNC

 

 

R/W, 0

R/W, 0

R/W, 0

 

 

R/W, 00000

 

 

LEGEND: R = Read, W = Write, n = value at reset

Figure 3-11. DMA Channel 0 Control Register Layout (0x0C01)

The SYNC field (bits[4:0]) of the DMA_CCR register specifies the event that can initiate the DMA transfer for the corresponding DMA channel. The five bits allow several configurations as listed in Table 3-9. The bits are set to zero upon reset. For those synchronization modes with more than one peripheral listed, the Serial Port 2 Mux Mode bit field of the External Bus Selection Register (XBSR) dictates which peripheral event is actually connected to the DMA input.

50

Functional Overview

Submit Documentation Feedback

TMS320VC5502

Fixed-Point Digital Signal Processor

www.ti.com

SPRS166J –APRIL 2001 –REVISED AUGUST 2006

 

Table 3-9. Synchronization Control Function

SYNC FIELD IN

SYNCHRONIZATION MODE

DMA_CCR

 

00000b

No event synchronized

00001b

McBSP 0 Receive Event (REVT0)

00010b

McBSP 0 Transmit Event (XEVT0)

00011b

Reserved (Do not use this value)

00100b

Reserved (Do not use this value)

00101b

McBSP1 Receive Event (REVT1)

00110b

McBSP1 Transmit Event (XEVT1)

00111b

Reserved (Do not use this value)

01000b

Reserved (Do not use this value)

 

Reserved/McBSP Event

01001b

Serial Port 2 Mux Mode = 0: Reserved

 

Serial Port 2 Mux Mode = 1: McBSP2 Receive Event (REVT2)

 

Reserved/McBSP Event

01010b

Serial Port 2 Mux Mode = 0: Reserved

 

Serial Port 2 Mux Mode = 1: McBSP2 Transmit Event (XEVT2)

 

Reserved/UART Event

01011b

Serial Port 2 Mux Mode = 0: UART Receive Event (UARTREVT)

 

Serial Port 2 Mux Mode = 1: Reserved

 

Reserved/UART Event

01100b

Serial Port 2 Mux Mode = 0: UART Transmit Event (UARTXEVT)

 

Serial Port 2 Mux Mode = 1: Reserved

01101b

Timer 0 Event

01110b

Timer 1 Event

01111b

External Interrupt 0

10000b

External Interrupt 1

10001b

External Interrupt 2

10010b

External Interrupt 3

10011b

I2C Receive Event

10100b

I2C Transmit Event

Other values

Reserved (Do not use these values)

Submit Documentation Feedback

Functional Overview

51

Соседние файлы в папке MAZ-DOD-MAT-2012