
- •Revision History
- •1.1 Features
- •2 Introduction
- •2.1 Description
- •2.2 Pin Assignments
- •2.2.1 Ball Grid Array (GZZ and ZZZ)
- •2.2.3 Signal Descriptions
- •3 Functional Overview
- •3.1 Memory
- •3.1.3 Instruction Cache
- •3.1.4 Memory Map
- •3.1.5 Boot Configuration
- •3.2 Peripherals
- •3.3 Configurable External Ports and Signals
- •3.3.1 Parallel Port Mux
- •3.3.2 Host Port Mux
- •3.3.3 Serial Port 2 Mux
- •3.3.4 External Bus Selection Register (XBSR)
- •3.4 Configuration Examples
- •3.5 Timers
- •3.5.1 Timer Interrupts
- •3.5.2 Timer Pins
- •3.5.3 Timer Signal Selection Register (TSSR)
- •3.6 Universal Asynchronous Receiver/Transmitter (UART)
- •3.9 Direct Memory Access (DMA) Controller
- •3.9.1 DMA Channel 0 Control Register (DMA_CCR0)
- •3.10 System Clock Generator
- •3.10.1 Input Clock Source
- •3.10.2 Clock Groups
- •3.10.3 EMIF Input Clock Selection
- •3.10.4 Changing the Clock Group Frequencies
- •3.10.5 PLL Control Registers
- •3.10.6 Reset Sequence
- •3.11 Idle Control
- •3.11.1 Clock Domains
- •3.11.2 IDLE Procedures
- •3.11.3 Module Behavior at Entering IDLE State
- •3.11.4 Wake-Up Procedure
- •3.11.5 Auto-Wakeup/Idle Function for McBSP and DMA
- •3.11.6 Clock State of Multiplexed Modules
- •3.11.7 IDLE Control and Status Registers
- •3.12 General-Purpose I/O (GPIO)
- •3.13 External Bus Control Register
- •3.13.1 External Bus Control Register (XBCR)
- •3.14 Internal Ports and System Registers
- •3.14.1 XPORT Interface
- •3.14.2 DPORT Interface
- •3.14.3 IPORT Interface
- •3.14.4 System Configuration Register (CONFIG)
- •3.15 CPU Memory-Mapped Registers
- •3.16 Peripheral Registers
- •3.17 Interrupts
- •3.17.1 IFR and IER Registers
- •3.17.2 Interrupt Timing
- •3.17.3 Interrupt Acknowledge
- •3.18 Notice Concerning TCK
- •4 Support
- •4.1 Notices Concerning JTAG (IEEE 1149.1) Boundary Scan Test Capability
- •4.1.1 Initialization Requirements for Boundary Scan Test
- •4.1.2 Boundary Scan Description Language (BSDL) Model
- •4.2 Documentation Support
- •5 Specifications
- •5.1 Electrical Specifications
- •5.3 Recommended Operating Conditions
- •5.5 Timing Parameter Symbology
- •5.6 Clock Options
- •5.6.1 Internal System Oscillator With External Crystal
- •5.6.2 Layout Considerations
- •5.6.3 Clock Generation in Bypass Mode (APLL Disabled)
- •5.6.4 Clock Generation in Lock Mode (APLL Synthesis Enabled)
- •5.6.5 EMIF Clock Options
- •5.7 Memory Timings
- •5.7.1 Asynchronous Memory Timings
- •5.7.2 Programmable Synchronous Interface Timings
- •5.7.3 Synchronous DRAM Timings
- •5.8 HOLD/HOLDA Timings
- •5.9 Reset Timings
- •5.10 External Interrupt and Interrupt Acknowledge (IACK) Timings
- •5.11 XF Timings
- •5.12 General-Purpose Input/Output (GPIOx) Timings
- •5.13 Parallel General-Purpose Input/Output (PGPIOx) Timings
- •5.14 TIM0/TIM1/WDTOUT Timings
- •5.14.1 TIM0/TIM1/WDTOUT Timer Pin Timings
- •5.14.3 TIM0/TIM1/WDTOUT Interrupt Timings
- •5.15 Multichannel Buffered Serial Port (McBSP) Timings
- •5.15.1 McBSP Transmit and Receive Timings
- •5.15.3 McBSP as SPI Master or Slave Timings
- •5.16 Host-Port Interface Timings
- •5.16.1 HPI Read and Write Timings
- •5.16.3 HPI.HAS Interrupt Timings
- •5.17 Inter-Integrated Circuit (I2C) Timings
- •5.18 Universal Asynchronous Receiver/Transmitter (UART) Timings
- •6 Mechanical Data
- •6.1 Package Thermal Resistance Characteristics
- •6.2 Packaging Information

TMS320VC5502
Fixed-Point Digital Signal Processor
www.ti.com
SPRS166J –APRIL 2001 –REVISED AUGUST 2006
3.4Configuration Examples
Figure 3-4 and Figure 3-5 illustrate example configurations for the 5502 based on the state of GPIO6 and GPIO7 at reset.
X2/CLKIN
CLKOUT, X1
TIM0
TIM1
GPIO[7:6, 4, 2:0] XF
SCL, SDA
NMI/WDTOUT(A)
INT[3:0], RESET
IACK
Clock
Generator
TIMER0
TIMER1
WD Timer
TIMER3
(DSP/BIOS
Timer)
GPIO
I2C
Interrupt
Control
|
32 |
|
|
D[31:0] |
||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
EMIF |
|
|
|
ARDY, |
|
|
|
|
|
|
|
|
ECLKIN, EMIFCLKS |
|||||||||||||||
|
|
HOLD, |
||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||
|
|
|
|
A[21:2], ECLKOUT1, ECLKOUT2, |
||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
ARE/SADS/SDCAS/SRE, |
||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
|
|
AOE/SOE/SDRAS, |
||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
AWE/SWE/SDWE, CE[3:0], |
||||||||||||||||||||||||
PGPIO |
|
|
|
BE[3:0], |
SDCKE, |
SOE3, |
|
HOLDA |
|
|
||||||||||||||||||
|
|
|
|
HD[7:0], HCNTL0, HCNTL1, |
|
|
|
|||||||||||||||||||||
|
|
|
|
|
|
|
||||||||||||||||||||||
HPI |
|
|
|
HCS, |
|
|||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||||||||||
(8-Bit |
|
|
|
HR/W |
||||||||||||||||||||||||
|
|
|
|
|
HBIL, |
|
|
|
|
|
|
|
|
|
HPIENA |
|||||||||||||
Multiplexed |
|
|
|
HAS, |
HDS1, |
|
HDS2, |
|||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
Mode) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
HINT, HRDY |
|||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
|
|
|
|
CLKR0, FSR0, CLKX0, FSX0 |
||||||||||||||||||||||||
McBSP0 |
|
|
|
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
DR0 |
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
|
DX0 |
||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
|
|
|
|
CLKR1, FSR1, CLKX1, FSX1 |
||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
McBSP1 |
|
|
|
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
DR1 |
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
|
DX1 |
||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
|
|
|
|
CLKR2, FSR2, CLKX2, FSX2 |
||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
McBSP2 |
|
|
|
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
DR2 |
|||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||
|
|
|
|
DX2 |
||||||||||||||||||||||||
|
|
|
|
|||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
UART |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Shading denotes a peripheral module not available for this configuration.
(A ) The NMI/WDTOUT pin has NMI function by default, but can be set to WDTOUT through the TSSR.
Figure 3-4. Configuration Example A
(GPIO6 = 1 and GPIO7 = 1 at Reset)
Submit Documentation Feedback |
Functional Overview |
41 |