. 4.16. = %
! # #
# $
# [55]. !
# # -
, #. 1 $ # , #
: , , $
. ., #
, # . ~ # #
' # IEEE754
.
6 ,
# $ # #. )$
XCV300G * 300 . & , # $
#
XCV200G * 200 . & . @ # $# #
$ & #
#. ? # #
-LVDS- # #
#;
-#
.
0 B++ ;06 # #
#.
4.4.3.1. * # , " 16V4-50
0 2005 #
%`+6 Virtex IV.
~ # # . 4.17.
LVDS01 %2 ! & 3&0( ! 45(%( 6 0 32%( % !4 &%(
|
( |
|
! #- |
|
# $ %&'( |
|
LVDS01 %2 |
; ' C#( ( |
! & 3&0( |
3' (C# 5 |
Host - |
D ' - |
#' % |
(' #(& |
|
|
:; |
|
PowerPC 405 |
:; @ AB 5 & |
( ! ## $ %&'( |
. 4.17. B " " =>?/ Virtex IV
v #: |
|
F %`+6 Virtex IV |
17 |
1 * #, z |
1 |
%, z |
50 |
# , ;z |
200 |
) LVDS |
112 |
6 # # |
|
LVDS , ;/ |
22400 |
% # # , )0 |
0,16 |
z, |
233,35 280 |
! 16V4-50 %`+6 Virtex IV # , # , , , #
. )$# %`+6 $ 4
. ) # $
ower6405. !
K 6U 112 LVDS- #
, ' , 22 z/ . ! , # %`+6 #$ , # '
SDRAM.
B & -
,
. 4.18.
. 4.18. B "-! (
! # ' $
# #, #
# . !
' : |
|
F |
4 |
1 * #, z |
4 |
% # , z |
200 |
% # # , )0 |
0,9 |
1 *, |
39,9 |
7 # # $ |
# . % |
& # # |
#
. 7 # &
$ * #' # . 1 ,
19'' Schroff, . 4.19.
. 4.19. ! ( ,
19'' ( Schroff
4.4.3.2.* # " 1 " # $ ( (
! #
#, ' -
, # # #
' 40 z. ! #
, # # #, #
# ;06.
! #:
. 6 #
. 4.20. !
1 # #' Xilinx Virtex II Pro XC2VP100-6FF1704C. ? , #
FPGA, $
RISC # PPC405. 0 Virtex II Pro #
#
' 3,2 z . ) $ XC2VP100-6FF1704C
' 1M8 SDRAM * 8; 64-# . 0
# # , VME64v.
0 # $
$
- ,
, . 6
-
# #
,
# , '
# $
# . 0
& # -
, .
! «K 6U»
# #. ! # , # VME64X. 6 #
# # 95 LVDS. 0 # :
-# # ;
-;
-# ;
-%`+6
#;
-%`+6 JTAG;
-#
#$# +1,50, 80= +2,50, 20=, '
# #$ +480;
-#
LVDS, 95 .
7 # # #$#
' # # SP-150-48
#$ +480, 3,2=.
v # 4V2P-32:
) %`+6 XC2VP100 |
4 |
1 * 1M8, ; |
256 |
# , z |
32 |
F %`+6, ;z |
200 |
% # # , 0 |
85 |
) LVDS |
95 |
6 , z/ |
20 |
; !%~ |
217 |
z, |
233,35 x 160 |
0 , !; 4V2P-32 %`+6 Virtex II Pro XC2VP100 . 4.22.
. 4.22. B " 4V2P-32 =>?/ Virtex II Pro XC2VP100