- •V. Ya. Krakovsky, m. B. Fesenko
- •In Computer Systems and Networks
- •Contents
- •Preface
- •Introduction
- •Module I. Basic Components of Digital Computers
- •1. The Structure of a Digital Computer
- •1.1. Introduction to Digital Computers
- •Questions for Self-Testing
- •1.2. The Computer Work Stages Implementation Sequence
- •Questions for Self-Testing
- •1.3. Register Gating and Timing of Data Transfers
- •Questions for Self-Testing
- •1.4. Computer Interface Organization
- •Questions for Self-Testing
- •1.5. Computer Control Organization
- •Questions for Self-Testing
- •1.6. Function and Construction of Computer Memory
- •Questions for Self-Testing
- •1.7. Architecturally-Structural Memory Organization Features
- •Questions for Self-Testing
- •2. Data processing fundamentals in digital computers
- •2.1. Element Base Development Influence on Data Processing
- •Questions for Self-Testing
- •2.2. Computer Arithmetic
- •Questions for Self-Testing
- •2.3. Operands Multiplication Operation
- •Questions for Self-Testing
- •2.4. Integer Division
- •Questions for Self-Testing
- •2.5. Floating-Point Numbers and Operations
- •Questions for Self-Testing
- •Questions for Self-Testing on Module I
- •Problems for Self-Testing on Module I
- •Module II. Digital computer organization
- •3. Processors, Memory, and the Evolution System of Instructions
- •3.1. Cisc and risc Microprocessors
- •Questions for Self-Testing
- •3.2. Pipelining
- •Questions for Self-Testing
- •3.3. Interrupts
- •Questions for Self-Testing
- •3.4. Superscalar Processing
- •Questions for Self-Testing
- •3.5. Designing Instruction Formats
- •Questions for Self-Testing
- •3.6. Building a Stack Frame
- •Questions for Self-Testing
- •4. The Structures of Digital Computers
- •4.1. Microprocessors, Microcontrollers, and Systems
- •Questions for Self-Testing
- •4.2. Stack Computers
- •Questions for Self-Testing
- •Questions for Self-Testing
- •4.4. Features of Organization Structure of the Pentium Processors
- •Questions for Self-Testing
- •4.5. Computers Systems on a Chip
- •Multicore Microprocessors.
- •Questions for Self-Testing
- •4.6. Principles of Constructing Reconfigurable Computing Systems
- •Questions for Self-Testing
- •4.7. Types of Digital Computers
- •Questions for Self-Testing
- •Questions for Self-Testing on Module II
- •Problems for Self-Testing on Module II
- •Module III. Parallelism and Scalability
- •5. Super Scalar Processors
- •5.1. The sparc Architecture
- •Questions for Self-Testing
- •5.2. Sparc Addressing Modes and Instruction Set
- •Questions for Self-Testing
- •5.3. Floating-Point on the sparc
- •Questions for Self-Testing
- •5.4. The sparc Computers Family
- •Questions for Self-Testing
- •6. Cluster Superscalar Processors
- •6.1. The Power Architecture
- •Questions for Self-Testing
- •6.2. Multithreading
- •Questions for Self-Testing
- •6.3. Power Microprocessors
- •Questions for Self-Testing
- •6.4. Microarchitecture Level Power-Performance Fundamentals
- •Questions for Self-Testing
- •6.5. The Design Space of Register Renaming Techniques
- •Questions for Self-Testing
- •Questions for Self-Testing on Module III
- •Problems for Self-Testing on Module III
- •Module IV. Explicitly Parallel Instruction Computing
- •7. The itanium processors
- •7.1. Parallel Instruction Computing and Instruction Level Parallelism
- •Questions for Self-Testing
- •7.2. Predication
- •Questions for Self-Testing
- •Questions for Self-Testing
- •7.4. The Itanium Processor Microarchitecture
- •Questions for Self-Testing
- •7.5. Deep Pipelining (10 stages)
- •Questions for Self-Testing
- •7.6. Efficient Instruction and Operand Delivery
- •Instruction bundles capable of full-bandwidth dispersal
- •Questions for Self-Testing
- •7.7. High ilp Execution Core
- •Questions for Self-Testing
- •7.8. The Itanium Organization
- •Implementation of cache hints
- •Questions for Self-Testing
- •7.9. Instruction-Level Parallelism
- •Questions for Self-Testing
- •7.10. Global Code Scheduler and Register Allocation
- •Questions for Self-Testing
- •8. Digital computers on the basic of vliw
- •Questions for Self-Testing
- •8.2. Synthesis of Parallelism and Scalability
- •Questions for Self-Testing
- •8.3. The majc Architecture
- •Questions for Self-Testing
- •8.4. Scit – Ukrainian Supercomputer Project
- •Questions for Self-Testing
- •8.5. Components of Cluster Supercomputer Architecture
- •Questions for Self-Testing
- •Questions for Self-Testing on Module IV
- •Problems for Self-Testing on Module IV
- •Conclusion
- •List of literature
- •Index and Used Abbreviations
- •03680. Київ-680, проспект Космонавта Комарова, 1.
Conclusion
The contemporary park of modern digital computers has been formed which includes the following basic information technology areas interacting via the Internet: Netbook, Smartphone, Mobile Internet Device (MID), Smartphone Embedded Computing, Mobile PC, Desktop PC, Workstation Computing, Server Computing, Mission Critical Computing, High-Performance Computing (HPC). System-on-Chip (SoC) processors and network technologies are taking the leading positions now in the realization of these areas of computing.
A testing of the SCIT-1 and SCIT-2 on data types has shown their good properties in computer security and program debugging. Up to now this idea has been used only in such languages as Java, FORTRAN, and is not used in operating systems. It is advisable to use it everywhere, beginning with the architecture level.
The supercomputer cluster project, as a first stage in the development of national supercomputer resources, has made a great impact on intellectualization of information technologies in Ukraine. The next stage will be devoted to improvement of the performance of already existing supercomputers and their software. This will allow increasing the number of large complex tasks that would be solved by these systems.
IBM Company together with researchers of the American Institute of Georgia has created the fastest chip: it is 100 times more powerful than all contemporary analogues; its clock frequency is 500 GHz. The super-chip was created on the basis of silicon with addition of germanium. Specialists at IBM are trying to force silicon-germanium chips to work at more high frequencies up to 1000 GHz.
Reasearch is carried out on the basis of artificial intelligence to create a so-called “thinking” computer.
List of literature
1. Aono F. The Itanium server 16-way Itanium server. // IEEE Micro. / F. Aono, M. Kimura. – 2000. – Vol. 20, № 5. – P. 54-60.
2. Architecture and design of digital computers. / G.M. Amdahl, L.A. Zadeh, D. Slotnick [et al.]. – Paris: DUNOD, 1971. – 307 p.
3. Barna. Introduction to Microcomputers and Microprocessors. / Barna, Arpad, Forat, T. Dan. – John Wiley & Sons, New York, 1976. – 108 p.
4. Bartee T.C. Digital Computer Fundamentals. / T.C. Bartee, 4th ed. – McGraw-Hill Book Company, New York, 1977. – 563 p.
5. Bates W. The computer cookbook: How to create small computer systems that work for you. / W. Bates.– Englewood Cliffs, New Jersey: Prentice Hall, 1983.– 380 p.
6. Boyce J.C. Microprocessor and Microcomputer Basics. / J.C.Boyce. – Englewood Cliffs, New Jersey: Prentice Hall, 1979. – 324 p.
7. Bharadwaj J. The Intel IA-64 compiler code generator. // IEEE Micro. / J. Bharadwaj, W.Y. Chen, W. Chuang. – 2000. – Vol. 20, № 5. – P. 44-53.
8. Brooks D.M. Power-Aware microarchitecture: design and modeling challenges for next-generation microprocessors. // IEEE Micro. / D.M. Brooks, P. Bose, S.E. Schuster [et al.]. – 2000. – Vol. 20, № 6. – P. 26-44.
9. Crawford J. Introducing the Itanium processors. // IEEE Micro. / J. Crawford. – 2000. – Vol. 20, № 5. – P. 9-11.
10. Dahlen E. The 82460GX server/workstation chip set. // IEEE Micro. / E. Dahlen, J. Gustin, S. Meredith et al. – 2000. – Vol. 20, № 6. – P. 69-75.
11. Dewar R.B. Microprocessors: a programmer’s view. / R.B. Dewar, M. Smosna. – New York: McGraw-Hill Publishing Company, 1990. – 462 p.
12. Golovinskiy A. Cluster Supercomputer Architecture. // Proceedings of KDS-2006. / A. Golovinskiy, A. Ryabchun, A. Yakuba. – 2006. – Sofia: FOI-COMMERCE. – P. 267-274.
13. Hamacher V.C. Computer Organization. / V.C. Hamacher, Z.G. Vranesic, S.G. Zaky – McGraw-Hill Book Company, New York, 1984. – 590 p.
14. Herring C. Microprocessors, microcontrollers, and system in the new Millenium. // IEEE Micro. / C. Herring. – 2000. – Vol. 20, № 6. – P. 45-51.
15. Huck J. Introducing the IA-64 architecture. // IEEE Micro. / J. Huck, D. Morris, J. Ross. – 2000. – Vol. 20, № 5. – P. 12-23.
16. Imana J.L. Bit-Parallel Finite Field Multipliers for Irreducible Trinomials. // IEEE Trans. Computers. / J.L. Imana, J.M. Sanchez, F. Tirado. – 2006. –Vol. 55, №5. – P. 520-533.
17. Jenkins R.A. Supercomputers of Today and Tomorrow: The Parallel Processing Revolution. / R.A. Jenkins. – TAB BOOKS Inc., 1986. – 213 p.
18. Kang J.-Y. A Simple High-Speed Multiplier Design. // IEEE Trans. Computers. / J.-Y. Kang, J.-L Gaudiot. – 2006. –Vol. 55, № 10. – P. 1253-1258.
19. Koval V.N. SCIT-Ukrainian supercomputer project. // KDS-2005. / V.N. Koval, V.V.Savjak, I.V. Sergienko, S.G Ryabchun, A.A. Yakuba. – 2005. – Sofia: FOI-COMMERCE. – Vol. 1. – P. 98-104.
20. Koval V.N. Tendencies of modern supercomputer systems development. // Control Systems and Computers. / V.N. Koval, V.V. Savjak, I.V. Sergienko. – 2004. – Vol.6. – P. 31-44.
21. Koval V.N. Parallel Architectures and Their Development on the Basis of Intelligent Solving Machines // Proc. Int. Conf. on Parallel Computing in Electrical Engineering. / V.N. Koval, O.N. Bulavenko, Z.L. Rabinovich. – Warsaw (Poland), 2002. – P. 21-26
22. Krishnaiyer R. An advanced optimizer for the IA-64 architecture. // IEEE Micro. / Krishnaiyer R., Kulkamrni D. – 2000. – Vol. 20, №6. – P. 60-68.
23. Mano M.M. Logic and Computer Design Fundamentals. / M.M. Mano, C.R. Kime. – Prentice Hall, 2000. – 672 p.
24. Ouach N. High availability and reliability in the Itanium processor. // IEEE Micro. / N. Ouach. – 2000. – Vol. 20, № 5. – P. 61-69.
25. Paqpworth D. Turing the Pentium Pro Microarchitecture. // IEEE Micro. / D. Paqpworth. – Mar./Apr. 1996. – P. 6-15.
26. Pasahov E.J. Microprocessor Technology and Microcomputers. / E.J. Pasahov – McGraw-Hill Book Company, New York, 1988. – 401 p.
27. Patterson D.A. Computer Organization and Design: The Hardware / Software Interface. / Patterson D.A., Hennessy J.L. – 3rd ed. – Morgan Kaufmann Publishers, 2005. – 654 p.
28. PentiumTM Processor User’s Manual. – Vol. 1. PentiumTM Processor Data Book. – Intel, 1994.
29. Proti J. Distributed Shared Memory: Concepts and Systems // IEEE Parallel and Distributed Technology: Systems and Applications. / J. Proti, M. Tomasevi, V. Milutinovi. – 1996. – Vol. 4, № 2. – P. 63-79.
30. Samaras W.A. The IA-64 Itanium processor catrige. // IEEE Micro. / W.A. Samaras, N. Cherukuri, S.Venkataraman.– 2001.– Vol. 21, № 1.–P. 82-89.
31. Schlansker M.S. EPIC: Explicity Parallel Instruction Computing. // Computer. / M.S. Schlansker, B.R. Rau. – Feb. 2000. – P. 37-45.
32. Sharangrani H. Itanium processor microarchitecture // IEEE Micro. / H. Sharangrani, K Arora. – 2000. – Vol. 20, № 5. – P. 24-43.
33. Shelly G.B. Discovering Computers 2002 Concepts for a Digital World, Web Enhanced, Introductory. / G.B. Shelly, T.J. Cashman, M.E. Vermaat. – Thomson Learning, 2001. – 640 p.
34. Sima D. The design space of register renaming techniques // IEEE Micro. / D. Sima – 2000. –Vol. 20, № 5. – P. 70-83.
35. Tremblay M. The MAJC architecture: a synthesis of parallelism and scalability. // IEEE Micro. / M. Tremblay, J. Chan, S. Chaudhry [et al.]. – 2000. – Vol. 20, № 6. – P. 12-25.
36. Welling G. A cluster-based active router architecture. // IEEE Micro. / G. Welling, M. Ott, S. Mathur. – 2001. – Vol. 21, № 1. – P. 16-25.
37. Yeh T.Y. Two-Level Adaptive Training Branch Prediction // Proc. 24th Ann. Intel Symp. Microarchitecture. / T.Y. Yeh, Y.N. Patt. – ACM Press, New York. – Nov. 1991. – P. 51-61.
38. Амамия M. Архитектура ЭВМ и искусственный интеллект. / M. Амамия, Ю. Танака. – М.: Мир, 1993. – 400 с.
39. Байков В.Д. Специализированные процессоры: итерационные алгоритмы и структуры. / В.Д. Байков, В.Б. Смолов. – М.: Наука, 1990. – 288 с.
40. Глушков В.М. Вычислительные машины с развитыми системами интерпретации. / В.М. Глушков, А.А. Барабанов, Л.А. Калиниченко, С.Д. Михновский, З.Л. Рабинович. – Киев: Наукова думка, 1970. – 259 с.
41. Єфимець В.М. Електронні цифрові обчислювальні машини. Методичні вказівки та контрольна робота. / В.М. Єфимець. – К.: КМУЦА, 1999. – 36 с.
42. Каган Б.М. Электронные вычислительные машины и системы. / Б.М. Каган. – М.: Энергоатомиздат, 1991. – 590 с.
43. Карцев М.А Вычислительные системы и синхронная арифметика. / М.А. Карцев, А.А. Брик – М.: Радио и связь, 1981. – 359 с.
44. Корнеев В.В. Современные микропроцессоры. / В.В. Корнеев, А.В. Киселев. – СПб: БХВ-Петербург, 2003. – 448 с.
45. Корнейчук В.И. Основы компьютерной арифметики. / В.И. Корнейчук, В.П. Тарасенко. – К.: “Корнійчук”, 2003. – 176 с.
46. Лацис А.О. Как построить и использовать суперкомпьютер. / А.О. Лацис – М.: Бестселлер, 2003. – 240 с.
47. Майоров С.А. Принципы организации цифровых машин. / С.А. Майоров, Г.И. Новиков. – Л.: Машиностроение, 1974. – 432 с.
48. Майоров С.А. Структура электронных вычислительных машин. / С.А. Майоров, Г.И. Новиков. – Л.: Машиностроение, 1979. – 384 с.
49. Малиновский Б.Н. История вычислительной техники в лицах. / Б.Н. Малиновский. – К.: Фирма “КИТ”, ПТОО “А.С.К.”, 1995. – 384 с.
50. Палагин А.В. Об ЭВМ с виртуальной архитектурой // УСиМ. / А.В. Палагин. – 1999, №3. – С. 33-43.
51. Палагин А.В. Реконфигурируемые вычислительные системы: Основы и приложения. / А.В. Палагин, В.Н. Опанасенко. – К.: Просвіта, 2006. – 280 с.
52. Палагин А.В. Основные принципы построения вычислительных систем с архитектурой «Процессор в памяти». // УСиМ. / А.В. Палагин, Ю.С. Яковлев, Б.М. Тихонов. – 2004, №5. – С. 30-37.
53. Палагин А.В. Системная интеграция средств компьютерной техники. / А.В. Палагин, Ю.С. Яковлев. – Винница.: УНІВЕРСУМ. – 2005. – 680 с.
54. Параллельные вычисления. / Под ред. Г. Родрига. – М.: Наука, 1986. – 376 с.
55. Самофалов К.Г. Цифровые ЭВМ. Теория и проектирование. / К.Г. Самофалов, В.И. Корнейчук, В.П. Тарасенко. – К.: Высш. шк., 1989. – 423 с.
56. Самофалов К.Г., Луцкий Г.М. Структуры и организация функционирования ЭВМ и систем. Теория и проектирование. / К.Г. Самофалов, Г.М. Луцкий. – К.: Высш. шк., 1978. – 392 с.
57. Cергиенко А.М. VHDL для проектирования вычислительных устройств. / А.М. Cергиенко. – К.: ЧП ”Корнейчук” ООО ”ТИД”ДС”. – 2003. – 208 с.
58. Cергиенко А.М. Что делать с одним миллиардом транзисторов // “argc & argv” / А.М. Cергиенко. – #6(57), ноябрь-декабрь 2004. – с. 9-19.
59. Справочник по цифровой вычислительной техники / Под ред. Б.Н. Малиновского. – К.: Техніка, 1979. – 366 с.
60. Столлингс В. Структурная организация и архитектура компьютерных систем. / В. Столлингс – М.: „Вильямс”, 2002. – 896 с.
61. Таненбаум Э. Архитектура компьютера. / Э. Таненбаум. – СПб: Питер, 2003. – 704 с.
62. Хамахер К. Организация ЭВМ. / К. Хамахер, З. Вранешич, С. Заки. – СПб: Питер, 2003. – 848 с.
63. Хокни Р. Параллельные ЭВМ. / Р. Хокни, К. Джессхоуп. – М.: Радио и связь, 1986. – 392 с.
64. Цифрові електронні обчислювальні машини: Методичні вказівки до виконання курсових проектів / В.М. Єфімець, І.А. Жуков, Ю.Л. Іваськів, О.П. Мартинова. – К.: НАУ, 2004. – 52 с.
65. Чистиков А.П. Архитекторы компьютерного мира. / А.П. Чистиков. – СПб.: БХВ-Петербург, 2002. – 384 с.
66. Шмойлов В.И. Пульсирующие информационные решетки и суперкомпьютеры класса А. / В.И. Шмойлов. – Львов: Меркатор, 2005. – 904 с.