STM8S105xx |
Electrical characteristics |
Figure 43: SPI timing diagram - master mode(1)
1. Measurement points are made at CMOS levels: 0.3 VDD and 0.7 VDD.
10.3.10I2C interface characteristics
Table 44: I2C characteristics
|
Symbol |
Parameter |
Standard mode I2C |
Fast mode I2C (1) |
Unit |
||
|
|
|
Min (2) |
Max (2) |
Min (2) |
Max (2) |
|
|
tw(SCLL) |
SCL clock low time |
4.7 |
|
1.3 |
|
μs |
|
|
|
|
|
|
|
|
|
tw(SCLH) |
SCL clock high time |
4.0 |
|
0.6 |
|
μs |
|
|
|
|
|
|
|
|
|
tsu(SDA) |
SDA setup time |
250 |
|
100 |
|
ns |
|
|
|
|
|
|
|
|
|
th(SDA) |
SDA data hold time |
0 (3) |
|
0 (4) |
900 (3) |
ns |
|
tr(SDA) |
SDA and SCL rise time |
|
1000 |
|
300 |
ns |
|
tr(SCL) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tf(SDA) |
SDA and SCL fall time |
|
300 |
|
300 |
ns |
|
tf(SCL) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
th(STA) |
START condition hold time |
4.0 |
|
0.6 |
|
μs |
|
|
|
|
|
|
|
|
|
tsu(STA) |
Repeated START condition |
4.7 |
|
0.6 |
|
μs |
|
|
setup time |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tsu(STO) |
STOP condition setup time |
4.0 |
|
0.6 |
|
μs |
|
|
|
|
|
|
|
|
|
tw(STO:STA) |
STOP to START condition time |
4.7 |
|
1.3 |
|
μs |
|
|
(bus free) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
DocID14771 Rev 13 |
|
|
|
73/99 |
|
Electrical characteristics |
|
|
|
STM8S105xx |
|||
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
Standard mode I2C |
Fast mode I2C (1) |
Unit |
||
|
|
|
Min (2) |
Max (2) |
Min (2) |
Max (2) |
|
|
Cb |
Capacitive load for each bus line |
|
400 |
|
400 |
pF |
|
|
|
|
|
|
|
|
Notes:
(1)fMASTER, must be at least 8 MHz to achieve max fast I2C speed (400kHz).
(2)Data based on standard I2C protocol requirement, not tested in production.
(3)The maximum hold time of the start condition has only to be met if the interface does not stretch the low time.
(4)The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
Figure 44: Typical application with I2C bus and timing diagram (1)
1. Measurement points are made at CMOS levels: 0.3 x VDD and 0.7 x VDD
10.3.1110-bit ADC characteristics
Subject to general operating conditions for VDDA, fMASTER, and TA unless otherwise specified.
Table 45: ADC characteristics
|
Symbol |
Parameter |
Conditions |
Min |
Typ |
Max |
Unit |
|
fADC |
ADC clock frequency |
VDDA =2.95 to 5.5 V |
1.0 |
|
4.0 |
MHz |
|
|
|
|
|
|
|
|
|
|
|
VDDA =4.5 to 5.5 V |
1.0 |
|
6.0 |
|
|
|
|
|
|
|
|
|
|
VDDA |
Analog supply |
|
3.0 |
|
5.5 |
V |
|
|
|
|
|
|
|
|
|
VREF+ |
Positive reference voltage |
|
2.75 |
|
VDDA |
V |
|
|
|
|
(1) |
|
|
|
|
|
|
|
|
|
|
|
|
VREF- |
Negative reference voltage |
|
VSSA |
|
0.5 |
V |
|
|
|
|
|
|
|
|
74/99 |
|
DocID14771 Rev 13 |
|
|
|
|
|
STM8S105xx |
|
|
Electrical characteristics |
|||||
|
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
Conditions |
Min |
|
Typ |
Max |
Unit |
|
|
|
|
|
|
|
(1) |
|
|
|
|
|
|
|
|
|
|
|
VAIN |
Conversion voltage range (2) |
|
VSSA |
|
VDDA |
V |
|
|
|
|
Devices with external |
VREF- |
|
VREF+ |
V |
|
|
|
|
VREF+/VREF- pins |
|
|
|
|
|
|
CADC |
Internal sample and hold |
|
|
|
3.0 |
|
pF |
|
|
capacitor |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tS(2) |
Sampling time |
fADC = 4 MHz |
0.75 |
|
µs |
||
|
|
|
fADC = 6 MHz |
0.5 |
|
|
||
|
|
|
|
|
|
|
|
|
|
tSTAB |
Wakeup time from standby |
|
|
|
7.0 |
|
µs |
|
|
|
|
|
|
|
|
|
|
tCONV |
Total conversion time (including |
fADC = 4 MHz |
3.5 |
|
µs |
||
|
|
sampling time, 10-bit resolution) |
|
|
|
|
|
|
|
|
fADC = 6 MHz |
2.33 |
|
µs |
|||
|
|
|
|
|||||
|
|
|
|
|
|
|
||
|
|
|
|
14 |
|
1/fADC |
||
|
|
|
|
|
|
|
|
|
Notes:
(1)Data guaranteed by design, not tested in production..
(2)During the sample time the input capacitance CAIN (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level
within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock tS depend on programming.
Table 46: ADC accuracy with RAIN < 10 kΩ , VDDA= 5 V
Symbol |
Parameter |
Conditions |
Typ |
Max (1) |
Unit |
|ET| |
Total unadjusted error (2) |
fADC = 2 MHz |
1.0 |
2.5 |
LSB |
|
|
fADC = 4 MHz |
1.4 |
3.0 |
|
|
|
|
|
|
|
|
|
fADC = 6 MHz |
1.6 |
3.5 |
|
|
|
|
|
|
|
|EO| |
Offset error (2) |
fADC = 2 MHz |
0.6 |
2.0 |
|
|
|
fADC = 4 MHz |
1.1 |
2.5 |
|
|
|
|
|
|
|
|
|
fADC = 6 MHz |
1.2 |
2.5 |
|
|
|
|
|
|
|
|EG| |
Gain error (2) |
fADC = 2 MHz |
0.2 |
2.0 |
|
|
|
fADC = 4 MHz |
0.6 |
2.5 |
|
|
|
|
|
|
|
|
|
fADC = 6 MHz |
0.8 |
2.5 |
|
|
|
|
|
|
|
|ED| |
Differential linearity error (2) |
fADC = 2 MHz |
0.7 |
1.5 |
|
|
|
fADC = 4 MHz |
0.7 |
1.5 |
|
|
|
|
|
|
|
|
|
fADC = 6 MHz |
0.8 |
1.5 |
|
|
|
|
|
|
|
|EL| |
Integral linearity error (2) |
fADC = 2 MHz |
0.6 |
1.5 |
|
|
|
fADC = 4 MHz |
0.6 |
1.5 |
|
|
|
|
|
|
|
|
|
fADC = 6 MHz |
0.6 |
1.5 |
|
|
|
|
|
|
|
Notes:
(1)Data based on characterization results, not tested in production.
(2)ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input.
DocID14771 Rev 13 |
75/99 |
Electrical characteristics STM8S105xx
It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject
negative current. Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in the I/O port pin characteristics section does not affect the ADC accuracy.
Table 47: ADC accuracy with RAIN < 10 kΩ RAIN, VDDA = 3.3 V
Symbol |
Parameter |
Conditions |
Typ |
Max (1) |
Unit |
|ET| |
Total unadjusted error (2) |
fADC = 2 MHz |
1.1 |
2.0 |
LSB |
|
|
fADC = 4 MHz |
1.6 |
2.5 |
|
|
|
|
|
|
|
|EO| |
Offset error (2) |
fADC = 2 MHz |
0.7 |
1.5 |
|
|
|
fADC = 4 MHz |
1.3 |
2.0 |
|
|
|
|
|
|
|
|EG| |
Gain error (2) |
fADC = 2 MHz |
0.2 |
1.5 |
|
|
|
fADC = 4 MHz |
0.5 |
2.0 |
|
|
|
|
|
|
|
|ED| |
Differential linearity error (2) |
fADC = 2 MHz |
0.7 |
1.0 |
|
|
|
fADC = 4 MHz |
0.7 |
1.0 |
|
|
|
|
|
|
|
|EL| |
Integral linearity error (2) |
fADC = 2 MHz |
0.6 |
1.5 |
|
|
|
fADC = 4 MHz |
0.6 |
1.5 |
|
|
|
|
|
|
|
Notes:
(1)Data based on characterization results, not tested in production.
(2)ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject
negative current. Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in Section 13.3.6: "I/O port pin characteristics" does not affect the ADC accuracy.
Figure 45: ADC accuracy characteristics
1.Example of an actual transfer curve.
2.The ideal transfer curve
76/99 |
DocID14771 Rev 13 |