Добавил:

Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Национальный университет Львовская политехника

Предмет:

[НЕСОРТИРОВАННОЕ]

Файл:

218443011ADSP-2187L_0

.pdf

Скачиваний:

Добавлен:

12.02.2016

Размер:

234.81 Кб

Скачать

☆

<<< < Предыдущая 1 23 / 43 4 > Следующая >>>

			ADSP-2187L


Parameter		Min	Max	Unit

Bus Request–Bus Grant
Timing Requirements:
tBH	BR Hold after CLKOUT High1	0.25tCK + 2		ns
tBS	BR Setup before CLKOUT Low1	0.25tCK + 17		ns
Switching Characteristics:
tSD	CLKOUT High to xMS, RD, WR Disable		0.25tCK + 10	ns
tSDB	xMS, RD, WR Disable to BG Low	0		ns
tSE	BG High to xMS, RD, WR Enable	0		ns
tSEC	xMS, RD, WR Enable to CLKOUT High	0.25tCK – 4		ns
tSDBH	xMS, RD, WR Disable to BGH Low2	0		ns
tSEH	BGH High to xMS, RD, WR Enable2	0		ns

NOTES

xMS = PMS, DMS, CMS, IOMS, BMS.

1BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the following cycle. Refer to the ADSP-2100 Family User’s Manual, Third Edition for BR/BG cycle relationships.

2BGH is asserted when the bus is granted and the processor requires control of the bus to continue.

tBH

CLKOUT
BR
		tBS
CLKOUT
PMS, DMS
BMS, RD	tSD		tSEC
WR	tSD		tSEC
BG		tSDB
		tSDB	tSE
			tSE
BGH		tSDBH
		tSDBH	tSEH
			tSEH

Figure 22. Bus Request–Bus Grant

REV. 0

–21–

ADSP-2187L

Parameter		Min	Max	Unit

Memory Read
Timing Requirements:
tRDD	RD Low to Data Valid		0.5tCK – 9 + w	ns
tAA	A0–A13, xMS to Data Valid		0.75tCK – 12.5 + w	ns
tRDH	Data Hold from RD High	0		ns
Switching Characteristics:
tRP	RD Pulsewidth	0.5tCK – 5 + w		ns
tCRD	CLKOUT High to RD Low	0.25tCK – 5	0.25tCK + 7	ns
tASR	A0–A13, xMS Setup before RD Low	0.25tCK – 6		ns
tRDA	A0–A13, xMS Hold after RD Deasserted	0.25tCK – 3		ns
tRWR	RD High to RD or WR Low	0.5tCK – 5		ns

w = wait states x tCK

xMS = PMS, DMS, CMS, IOMS, BMS.

CLKOUT
A0–A13
DMS, PMS,
BMS, IOMS,
CMS	tRDA
	tRDA
RD
tASR
tRP	tRWR
tCRD	tRWR
D
tRDD	tRDH
tAA

Figure 23. Memory Read

–22–

REV. 0

			ADSP-2187L


Parameter		Min	Max	Unit

Memory Write
Switching Characteristics:
tDW	Data Setup before WR High	0.5tCK – 7 + w		ns
tDH	Data Hold after WR High	0.25tCK – 2		ns
tWP	WR Pulsewidth	0.5tCK – 5 + w		ns
tWDE	WR Low to Data Enabled	0		ns
tASW	A0–A13, xMS Setup before WR Low	0.25tCK – 6		ns
tDDR	Data Disable before WR or RD Low	0.25tCK – 7		ns
tCWR	CLKOUT High to WR Low	0.25tCK – 5	0.25 tCK + 7	ns
tAW	A0–A13, xMS, Setup before Deasserted	0.75tCK – 9 + w		ns
tWRA	A0–A13, xMS Hold after WR Deasserted	0.25tCK – 3		ns
tWWR	WR High to RD or WR Low	0.5tCK – 5		ns

w = wait states x tCK.

xMS = PMS, DMS, CMS, IOMS, BMS.

CLKOUT

A0–A13

DMS, PMS,

BMS, CMS, IOMS

tWRA

tASW tWP tWWR

tAW tDH tDDR tCWR

tDW tWDE

Figure 24. Memory Write

REV. 0

–23–

ADSP-2187L

Parameter		Min	Max	Unit

Serial Ports
Timing Requirements:
tSCK	SCLK Period	38		ns
tSCS	DR/TFS/RFS Setup before SCLK Low	4		ns
tSCH	DR/TFS/RFS Hold after SCLK Low	7		ns
tSCP	SCLKIN Width	15		ns
Switching Characteristics:
tCC	CLKOUT High to SCLKOUT	0.25tCK	0.25tCK + 10	ns
tSCDE	SCLK High to DT Enable	0		ns
tSCDV	SCLK High to DT Valid		15	ns
tRH	TFS/RFSOUT Hold after SCLK High	0		ns
tRD	TFS/RFSOUT Delay from SCLK High		15	ns
tSCDH	DT Hold after SCLK High	0		ns
tTDE	TFS (Alt) to DT Enable	0		ns
tTDV	TFS (Alt) to DT Valid		14	ns
tSCDD	SCLK High to DT Disable		15	ns
tRDV	RFS (Multichannel, Frame Delay Zero) to DT Valid		15	ns

CLKOUT
tCC	tCC		tSCK
SCLK			tSCP
			tSCP
	tSCS	tSCH	tSCP

DR TFSIN RFSIN

tRD

tRH

RFSOUT

TFSOUT

tSCDV tSCDD

tSCDE tSCDH

tTDE

tTDV

TFSOUT

ALTERNATE

FRAME MODE

tRDV

RFSOUT

MULTICHANNEL MODE, FRAME DELAY 0

(MFD = 0)

tTDE

tTDV

TFSIN

ALTERNATE

FRAME MODE

tRDV

RFSIN

MULTICHANNEL MODE, FRAME DELAY 0 (MFD = 0)

Figure 25. Serial Ports

–24–

REV. 0

				ADSP-2187L


Parameter		Min	Max		Unit

IDMA Address Latch
Timing Requirements:
tIALP	Duration of Address Latch1, 2	10			ns
tIASU	IAD15–0 Address Setup before Address Latch End2	5			ns
tIAH	IAD15–0 Address Hold after Address Latch End2	2			ns
tIKA	IACK Low before Start of Address Latch2, 3	0			ns
tIALS	Start of Write or Read after Address Latch End2, 3	3			ns
tIALD	Address Latch Start after Address Latch End1, 2	2			ns

NOTES

1Start of Address Latch = IS Low and IAL High. 2End of Address Latch = IS High or IAL Low.

3Start of Write or Read = IS Low and IWR Low or IRD Low.

IACK
tIKA		tIALD
		tIALD
IAL
	tIALP		tIALP
IS
IAD15–0
	tIASU	tIAH	tIASU	tIAH
		tIAH		tIAH
				tIALS
RD OR WR

Figure 26. IDMA Address Latch

REV. 0

–25–

ADSP-2187L

Parameter		Min	Max	Unit

IDMA Write, Short Write Cycle
Timing Requirements:
tIKW	IACK Low before Start of Write1	0		ns
tIWP	Duration of Write1, 2	15		ns
tIDSU	IAD15–0 Data Setup before End of Write2, 3, 4	5		ns
tIDH	IAD15–0 Data Hold after End of Write2, 3, 4	2		ns
Switching Characteristic:
tIKHW	Start of Write to IACK High	4	15	ns

NOTES

1Start of Write = IS Low and IWR Low. 2End of Write = IS High or IWR High.

3If Write Pulse ends before IACK Low, use specifications tIDSU, tIDH. 4If Write Pulse ends after IACK Low, use specifications tIKSU, tIKH.

tIKW

IACK

tIKHW

tIWP

IWR

tIDH

tIDSU

IAD15–0

DATA

Figure 27. IDMA Write, Short Write Cycle

–26–

REV. 0

				ADSP-2187L


Parameter		Min	Max		Unit

IDMA Write, Long Write Cycle
Timing Requirements:
tIKW	IACK Low before Start of Write1	0			ns
tIKSU	IAD15–0 Data Setup before IACK Low2, 3, 4	0.5tCK + 10			ns
tIKH	IAD15–0 Data Hold after IACK Low2, 3, 4	2			ns
Switching Characteristics:
tIKLW	Start of Write to IACK Low4	1.5tCK			ns
tIKHW	Start of Write to IACK High	4	15		ns

NOTES

1Start of Write = IS Low and IWR Low.

2If Write Pulse ends before IACK Low, use specifications tIDSU, tIDH. 3If Write Pulse ends after IACK Low, use specifications tIKSU, tIKH.

4This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User’s Manual, Third Edition.

tIKW

IACK

tIKHW

tIKLW

IWR

tIKSU tIKH

IAD15–0

DATA

Figure 28. IDMA Write, Long Write Cycle

REV. 0

–27–

ADSP-2187L

Parameter		Min	Max	Unit

IDMA Read, Long Read Cycle
Timing Requirements:
tIKR	IACK Low before Start of Read1	0		ns
tIRK	End of Read after IACK Low2	2		ns
Switching Characteristics:
tIKHR	IACK High after Start of Read1	4	15	ns
tIKDS	IAD15–0 Data Setup before IACK Low	0.5tCK – 7		ns
tIKDH	IAD15–0 Data Hold after End of Read2	0		ns
tIKDD	IAD15–0 Data Disabled after End of Read2		10	ns
tIRDE	IAD15–0 Previous Data Enabled after Start of Read	0		ns
tIRDV	IAD15–0 Previous Data Valid after Start of Read		10	ns
tIRDH1	IAD15–0 Previous Data Hold after Start of Read (DM/PM1)3	2tCK – 5		ns
tIRDH2	IAD15–0 Previous Data Hold after Start of Read (PM2)4	tCK – 5		ns

NOTES

1Start of Read = IS Low and IRD Low. 2End of Read = IS High or IRD High.

3DM read or first half of PM read.

4Second half of PM read.

IACK
	tIKHR
	tIKR
IS
			tIRK
IRD
	t	tIKDS	tIKDH
	IRDE
IAD15–0	PREVIOUS		READ
IAD15–0	DATA		DATA
	DATA		DATA
	tIRDV		tIKDD
	tIRDH

Figure 29. IDMA Read, Long Read Cycle

–28–

REV. 0

ADSP-2187L

Parameter

Min

Max

Unit

IDMA Read, Short Read Cycle

Timing Requirements:

tIKR

IACK Low before Start of Read1

tIRP

Duration of Read

Switching Characteristics:

tIKHR

IACK High after Start of Read1

tIKDH

IAD15–0 Data Hold after End of Read2

tIKDD

IAD15–0 Data Disabled after End of Read2

tIRDE

IAD15–0 Previous Data Enabled after Start of Read

tIRDV

IAD15–0 Previous Data Valid after Start of Read

NOTES

1Start of Read = IS Low and IRD Low.

2End of Read = IS High or IRD High.

IACK

tIKR

tIKHR

IRD

tIRP

tIRDE

tIKDH

IAD15–0

DATA

tIRDV

tIKDD

Figure 30. IDMA Read, Short Read Cycle

REV. 0

–29–

ADSP-2187L

100-Lead TQFP Package Pinout

		A3/IAD2		A2/IAD1	A1/IAD0	A0	PWDACK	BGH	PF0 [MODE A]	PF1 [MODE B]	GND	PWD	VDD		PF2 [MODE C]	PF3 [MODE D]	FL0	FL1	FL2	D23	D22	D21	D20	GND	D19	D18	D17	D16

		100		99	98	97	96	95	94	93	92	91	90		89	88	87	86	85	84	83	82	81	80	79	78	77	76

A4/IAD3	1																												75	D15
A5/IAD4			PIN 1																											D14
A5/IAD4	2		PIN 1																										74	D14
			IDENTIFIER
			IDENTIFIER
GND	3																												73	D13

A6/IAD5	4																												72	D12
A7/IAD6
A7/IAD6	5																												71	GND

A8/IAD7	6																												70	D11
A9/IAD8																														D10
A9/IAD8	7																												69	D10

A10/IAD9	8																												68	D9

A11/IAD10	9																												67	VDD

A12/IAD11	10																												66	GND

A13/IAD12	11																												65	D8
GND																														D7/IWR
GND	12											ADSP-2187L																	64	D7/IWR
												ADSP-2187L																		D6/IRD
CLKIN	13																												63	D6/IRD
														TOP VIEW
XTAL	14												(Not to Scale)																62	D5/IAL
													(Not to Scale)																	D4/IS
VDD	15																												61	D4/IS

CLKOUT	16																												60	GND
GND																														VDD
GND	17																												59	VDD
																														D3/IACK
VDD	18																												58	D3/IACK
WR																														D2/IAD15
WR	19																												57	D2/IAD15
RD																														D1/IAD14
RD	20																												56	D1/IAD14
BMS
BMS	21																												55	D0/IAD13
DMS																														BG
DMS	22																												54	BG
PMS																														EBG
PMS	23																												53	EBG
IOMS																														BR
IOMS	24																												52	BR
CMS																														EBR
CMS	25																												51	EBR

		26		27	28	29	30	31	32	33	34	35	36		37	38	39	40	41	42	43	44	45	46	47	48	49	50

		IRQE+PF4		IRQL0+PF5	GND	IRQL1+PF6	IRQ2+PF7	DT0	TFS0	RFS0	DR0	SCLK0	VDD		DT1	TFS1	RFS1	DR1	GND	SCLK1	ERESET	RESET	EMS	EE	ECLK	ELOUT	ELIN	EINT

–30–

REV. 0

<<< < Предыдущая 1 23 / 43 4 > Следующая >>>

Соседние файлы в папке MAZ-DOD-MAT-2012

#
12.02.2016352.22 Кб34208423756ADSP-21062_L_b.pdf
#
12.02.20162.04 Mб34214594697ADSP-2196M_pra.pdf
#
12.02.2016234.81 Кб34218443011ADSP-2187L_0.pdf
#
12.02.2016432.03 Кб35285648807adsp_71.pdf
#
12.02.20161.49 Mб35292314678ADSP-218xN_0.pdf
#
12.02.2016257.38 Кб3435238810ADSP-2183_c.pdf
#
12.02.2016250.95 Кб34384568294adsp2104.pdf
#
12.02.2016637.42 Кб3543364889ADSP-2192M_0.pdf