Добавил:
Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
Embedded Controller Hardware Design (Ken Arnold, 2001).pdf
Скачиваний:
151
Добавлен:
12.08.2013
Размер:
1.22 Mб
Скачать

17CHAPTER ONE

Review of Electronics Fundamentals

curve, Vo at Io max. As a result,

max

V OH

V OL

the best we can do is to look

 

 

OLmax

 

OH

Vcc

at the output characteristics

V

I

 

graphically, as shown in

OH max

 

I

 

 

 

 

Figure 1-17.

 

 

 

VOL max

 

-I OH

 

 

IOL

Logic Symbols

 

Figure 1-17: Output voltage Vo versus current Io.

Logic symbols are used to represent the logic functions in a more abstract way, allowing the designer to specify the logical function of a circuit without getting into the details of the underlying components (such as the transistors and resistors). The logic symbols used in this text represent those that are most commonly used in commercial documentation. There are other standards, such as the ANSI/IEEE standard gate level symbols, but they are not encountered as frequently in practice. Figure

1-18 shows the logic symbols for

A

 

 

F

A

 

F

A

 

 

 

F

A

 

 

 

F

 

 

 

 

 

 

 

 

 

B

 

B

 

 

 

B

 

 

 

 

 

 

 

 

 

 

OR

 

 

XOR

different gates, and their functions

 

Buffer

 

 

AND

 

 

 

 

 

 

 

F = A

 

 

F = AB

 

F = A+B

 

F = A+B

are described in the truth tables.

 

A F

 

 

A B F

 

A B F

 

A B F

 

 

 

 

 

 

The logic symbols in Figure 1-18

0

0

 

0 0

 

0

 

0 0

0

 

0 0

0

 

1

1

 

0 1

 

0

 

0 1

1

 

0 1

1

 

show the shapes and Boolean logic

 

 

 

 

1 0

 

0

 

1 0

1

 

1 0

1

 

functions for the most common

 

 

 

 

1 1

 

1

 

1 1

1

 

1 1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

gate configurations. The buffer

A

 

 

F

A

 

 

 

 

 

F

A

 

 

 

 

F

A

 

 

 

 

F

device is a triangle—the symbol

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

B

 

 

 

 

 

B

 

 

 

 

B

 

 

 

 

Inverter

 

NAND

NOR

XNOR

for an amplifier—because it

 

 

 

 

 

F = A

 

 

F = AB

 

F = A+B

 

F = A+B

amplifies the input signal, allowing

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A

F

 

 

A B

 

F

 

 

A B

F

 

A B

F

an increase in the number of loads

0

1

 

 

 

0 0

 

1

 

0 0

1

 

0 0

1

 

that can be driven. Note that a

1

0

 

 

0 1

 

1

 

0 1

0

 

0 1

0

 

 

 

 

 

 

 

1 0

 

1

 

1 0

0

 

1 0

0

 

small circle, often referred to as a

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 1

 

0

 

1 1

0

 

1 1

1

 

“bubble,” on an input or output

 

Figure 1-18: Logic symbols, symbolic notation,

 

 

terminal designates a logical inver-

 

 

 

 

and truth tables.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

sion. Thus the inverter is shown as

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

a triangle (amplifier) with a bubble on the output to signify the logic level

 

 

inversion on the output. The logic voltage levels for TTL logic are:

 

 

 

 

 

 

Positive Logic

Corresponding TTL Logic Voltages

 

 

0 = false = lowest voltage level

0 = input voltages 0 to 0.8 volts (low)

 

 

1 = true = highest voltage level

1 = input voltages 2 to 5 volts (high)

 

 

18EMBEDDED CONTROLLER

Hardware Design

This means that a TTL compatible logic input is guaranteed to respond to an input signal between 0 and 0.8 volts as a logic zero, and input voltages from 2 to 5 volts as a logic one. Note that voltages between 0.8 and 2 volts are not valid logic levels.

Logic voltage levels are different for different types of logic, but the most common logic levels are those corresponding to the original TTL (transistor­ transistor logic), using a 5 volt power supply. CMOS levels, using 3 or 5 volt power, are also common. TTL and CMOS logic—like almost every other type of logic in common use —are called positive logic because the most positive voltage corresponds to the logic one value.

Tri-State Logic

Tri-state logic does not refer to orderly thinking in a three state geographic region! When we speak of binary (base two number) values, we mean that a given bit or logic signal can take on either one of two valid states (zero or one) at any instant in time. A logic gate that is not forcing its output to be either one or zero is said to be tri-stated. Tri-state logic does not refer to base three numbers, but rather to a third invalid logic state when the output of a logic device is neither sinking nor sourcing current. This so-called third state is really an undefined

condition, because the

Tri-State Inverting Buffer

Output ENabled

Output DISabled

 

 

 

 

 

 

 

 

 

 

 

 

?

device output is not

A

 

 

 

Y

A

 

 

 

 

 

 

 

 

 

 

 

A

A

 

 

OFF

 

 

 

 

 

 

 

forcing a logic level on

Input

 

Output

 

 

 

 

 

 

 

 

 

HI-Z

 

 

OE

 

1

 

 

 

 

0

 

its output. It is said to be

 

 

 

 

 

 

 

 

 

Truth Table

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

in a floating, high impedance, passive, or Hi-Z state, since the output circuits are effectively disconnected. A tri-state driver connected to one signal wire of the bus is shown in Figure 1-19.

 

A

OE

Y

 

 

 

 

 

 

NC

 

0

1

1

 

 

 

 

 

 

 

 

Output

 

Output

 

1

1

0

 

 

 

 

Switch

 

Switch

 

0

0

?

Hi-Z

ON

 

OFF

 

 

 

 

 

(closed)

 

(open)

 

1

0

?

Hi-Z

 

 

 

 

 

 

 

Symbol and Function

Equivalent Circuit – Active and Passive

Figure 1-19: Active and passive states of a tri-state buffer.

On the left is an inverting buffer with an enabled tri-state output. On the right side is an example showing two of the same type of buffers, with the top device in the disabled or passive state, and the lower device is enabled