Добавил:

Uman Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Московский государственный технический университет им. H.Э.Баумана

Предмет:

Микропроцессорные устройства систем управления

Файл:

08 семестр / Разное / Скамко / inform / ATmega8.pdf

Источник:

https://studizba.com

Скачиваний:

Добавлен:

04.03.2014

Размер:

2.48 Mб

Скачать

☆

<<< < Предыдущая 48 49 50 51 52 53 54 55 56 57 58 5960 / 7260 61 62 63 64 65 66 67 68 69 70 71 72 > Следующая >>>

ATmega8(L)

Figure 107. Programming the EEPROM Waveforms

DATA

0x11

ADDR. HIGH

ADDR. LOW

DATA

ADDR. LOW

DATA

XA1

XA0

BS1

XTAL1

RDY/BSY

RESET

+12V

PAGEL

BS2

Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to “Programming the

Flash” on page 226 for details on Command and Address loading):

1.A: Load Command “0000 0010”.

2.G: Load Address High byte (0x00 - 0xFF).

3.B: Load Address Low byte (0x00 - 0xFF).

4.Set OE to “0”, and BS1 to “0”. The Flash word Low byte can now be read at DATA.

5.Set BS1 to “1”. The Flash word High byte can now be read at DATA.

6.Set OE to “1”.

Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to “Programming the

Flash” on page 226 for details on Command and Address loading):

A: Load Command “0000 0011”.

G: Load Address High byte (0x00 - 0xFF).

B: Load Address Low byte (0x00 - 0xFF).

Set

to “0”, and BS1 to “0”. The EEPROM Data byte can now be read at

DATA.

Set

to “1”.

Programming the Fuse Low

The algorithm for programming the Fuse Low bits is as follows (refer to “Programming

Bits

the Flash” on page 226 for details on Command and Data loading):

A: Load Command “0100 0000”.

C: Load Data Low byte. Bit n = “0” programs and bit n = “1” erases the Fuse bit.

Set BS1 and BS2 to “0”.

Give

to go high.

a negative pulse and wait for RDY/BSY

229

2486O–AVR–10/04

Programming the Fuse High

	The algorithm for programming the Fuse high bits is as follows (refer to “Programming
Bits	the Flash” on page 226 for details on Command and Data loading):
	1.	A: Load Command “0100 0000”.
	2.	C: Load Data Low byte. Bit n = “0” programs and bit n = “1” erases the Fuse bit.
	3.	Set BS1 to “1” and BS2 to “0”. This selects high data byte.
	4.	Give			to go high.
	4.	Give	WR	a negative pulse and wait for RDY/BSY	to go high.
	5.	Set BS1 to “0”. This selects low data byte.

Programming the Lock Bits The algorithm for programming the Lock Bits is as follows (refer to “Programming the Flash” on page 226 for details on Command and Data loading):

1.A: Load Command “0010 0000”.

2.C: Load Data Low byte. Bit n = “0” programs the Lock bit.

3.Give WR a negative pulse and wait for RDY/BSY to go high.

The Lock Bits can only be cleared by executing Chip Erase.


Reading the Fuse and Lock	The algorithm for reading the Fuse and Lock Bits is as follows (refer to “Programming
Bits	the Flash” on page 226 for details on Command loading):
	1.	A: Load Command “0000 0100”.
	2.	Set							to “0”, BS2 to “0”, and BS1 to “0”. The status of the Fuse Low bits can
						OE
		now be read at DATA (“0” means programmed).
	3.	Set						to “0”, BS2 to “1”, and BS1 to “1”. The status of the Fuse High bits can
					OE
		now be read at DATA (“0” means programmed).
	4.	Set					to “0”, BS2 to “0”, and BS1 to “1”. The status of the Lock Bits can now be
			OE
		read at DATA (“0” means programmed).
	5.	Set					to “1”.
				OE

Figure 108. Mapping Between BS1, BS2 and the Fuseand Lock Bits During Read

Fuse low byte	0	DATA
Fuse low byte	0

Lock bits		0		1
Lock bits		0




Fuse high byte			1
				BS1





	BS2

230 ATmega8(L)

2486O–AVR–10/04

ATmega8(L)

Reading the Signature Bytes The algorithm for reading the Signature bytes is as follows (refer to “Programming the Flash” on page 226 for details on Command and Address loading):

1.A: Load Command “0000 1000”.

2.B: Load Address Low byte (0x00 - 0x02).

3.Set OE to “0”, and BS1 to “0”. The selected Signature byte can now be read at DATA.

4.Set OE to “1”.

Reading the Calibration Byte The algorithm for reading the Calibration bytes is as follows (refer to “Programming the Flash” on page 226 for details on Command and Address loading):

1.A: Load Command “0000 1000”.

2.B: Load Address Low byte, (0x00 - 0x03).

3.Set OE to “0”, and BS1 to “1”. The Calibration byte can now be read at DATA.

4.Set OE to “1”.

Parallel Programming

Figure 109. Parallel Programming Timing, Including some General Timing

Characteristics

Requirements

tXLWL

XTAL1

tXHXL

Data & Contol

tDVXH

tXLDX

(DATA, XA0/1, BS1, BS2)

tBVPH

tPLBX

t BVWL

tWLBX

PAGEL

tPHPL

tWL WH

tPLWL

WLRL

RDY/BSY

tWLRH

Figure 110. Parallel Programming Timing, Loading Sequence with Timing

Requirements(1)

LOAD ADDRESS

LOAD DATA

LOAD DATA LOAD DATA

LOAD ADDRESS

(LOW BYTE)

(HIGH BYTE)

(LOW BYTE)

t XLXH

tXLPH

tPLXH

XTAL1

BS1

PAGEL

DATA

ADDR0 (Low Byte)

DATA (Low Byte)

DATA (High Byte)

ADDR1 (Low Byte)

XA0

XA1

Note:

1. The timing requirements shown in Figure 109 (i.e., tDVXH, tXHXL, and tXLDX) also apply

to loading operation.

231

2486O–AVR–10/04

Figure 111. Parallel Programming Timing, Reading Sequence (within the same Page) with Timing Requirements(1)

LOAD ADDRESS

READ DATA

LOAD ADDRESS

(LOW BYTE)

(HIGH BYTE)

(LOW BYTE)

tXLOL

XTAL1

BS1

tBVDV

tOLDV

tOHDZ

ADDR1 (Low Byte)

DATA

ADDR0 (Low Byte)

DATA (Low Byte)

DATA (High Byte)

XA0

XA1

Note: 1.

The timing requirements shown in Figure 109 (i.e., tDVXH, tXHXL, and tXLDX) also apply

to reading operation.

Table 95.

Parallel Programming Characteristics, VCC = 5V ± 10%

Symbol

Parameter

Min

Typ

Max

Units

VPP

Programming Enable Voltage

11.5

12.5

IPP

Programming Enable Current

250

µA

tDVXH

Data and Control Valid before XTAL1 High

tXLXH

XTAL1 Low to XTAL1 High

200

tXHXL

XTAL1 Pulse Width High

150

tXLDX

Data and Control Hold after XTAL1 Low

tXLWL

XTAL1 Low to

Low

tXLPH

XTAL1 Low to PAGEL high

tPLXH

PAGEL low to XTAL1 high

150

tBVPH

BS1 Valid before PAGEL High

tPHPL

PAGEL Pulse Width High

150

tPLBX

BS1 Hold after PAGEL Low

tWLBX

BS2/1 Hold after

Low

tPLWL

PAGEL Low to

Low

tBVWL

BS1 Valid to

Low

tWLWH

Pulse Width Low

150

tWLRL

Low

µs

Low to RDY/BSY

tWLRH

High(1)

3.7

4.5

Low to RDY/BSY

tWLRH_CE

High for Chip Erase(2)

7.5

Low to RDY/BSY

tXLOL

XTAL1 Low to

Low

232 ATmega8(L)

2486O–AVR–10/04

ATmega8(L)

Table 95.	Parallel Programming Characteristics, VCC = 5V ± 10%				(Continued)
Symbol		Parameter		Min	Typ	Max	Units

tBVDV		BS1 Valid to DATA valid		0		250	ns
tOLDV			Low to DATA Valid			250	ns
tOLDV		OE	Low to DATA Valid			250	ns
tOHDZ			High to DATA Tri-stated			250	ns
tOHDZ		OE	High to DATA Tri-stated			250	ns

Notes: 1. tWLRH is valid for the Write Flash, Write EEPROM, Write Fuse Bits and Write Lock

Bits commands.

2.tWLRH_CE is valid for the Chip Erase command.

233

2486O–AVR–10/04

<<< < Предыдущая 48 49 50 51 52 53 54 55 56 57 58 5960 / 7260 61 62 63 64 65 66 67 68 69 70 71 72 > Следующая >>>

Соседние файлы в папке inform

#
04.03.20143.14 Mб34ATmega128.pdf
#
04.03.20142.48 Mб43ATmega8.pdf
#
04.03.201452.74 Кб34AVR360.doc
#
04.03.201413.51 Кб27control_stepper_motor.htm
#
04.03.2014164.35 Кб33Fujitsu .doc
#
04.03.20141.11 Mб37fujitsu.pdf
#
04.03.201415.76 Кб29HS 303-30.gif