Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:

Книги2 / 1993 Dutton , Yu -Technology CAD_Computer Simulation

.pdf
Скачиваний:
66
Добавлен:
11.03.2016
Размер:
17.91 Mб
Скачать

88

CHAPTER 3. DEVICE CAD

performed . These simulated experiments yield explicit results and can provide a deeper understanding of the underlying physical mechanisms. In contrast, the real experimental approach is limited in several ways. First, internal features of the device such as doping profiles and depletion edges are not "visible." Second, experimental changes require substantial time and effort. Finally, inherent experimental errors result in uncertainties as to which effect is responsible for the measured change. For instance, in laboratory experiments, fixed parameters such as oxide thickness may also vary due to random fluctuations.

Consideration of Eq. (3.1) can also provide useful insight into the role of device simulation in circuit design. The approach typically used to find numerical values for the parameters in Eq. (3.1) is to plot ID vs. VGS with VSB as a parameter as shown in Figure 3.I.

The first-order equation for a small VDS describing this data is

(3.3)

where k' = J.1.Cox and J.1. is the carrier mobility, W / L is the device aspect

ratio (gate width over gate length), and VT(VSB) is given by Eq. (3.1). For a fixed VDS which is small compared to <Ps, the intercept of the

VGs-axis and the extrapolation of the linear part of the ID curve gives

threshold voltage as a function of the substrate bias, VSB. The parameters k', ,,(, and <Ps, can be optimized to fit the data. However, it must be

assumed that an effective substrate doping is appropriate and that the 1/2-power law applies. One advantage of simulated experiments is that the "data" are created independent of these assumptions. The correctness of the 1/2-power law either for substrate bias or for the effective substrate doping is not important. In fact, the simulation determines exact profile and model equations. Thus, device simulation lets the circuit designer identify process dependencies, which can then be used to speed the process of technology optimization.

The above example illustrates the advantages of device simulation from two points of view - that of the device and circuit designers. Device model equations are essential to the design process. They parameterize the design variables into a form that is easily understood and thereby usable for design. The device simulator provides a tool to help "debug" and even redefine device models. Moreover, the simulator is fast and cheap compared to the actual fabrication and characterization processes. Also, the device simulator provides precise control over parameters and

3.1. INTRODUCTION

89

los

small Vos (ie « </>,)

 

 

 

 

/0

 

 

 

/2

**4 V

 

 

 

 

0;

 

 

 

 

;I

;I

 

 

 

f

 

 

 

;I

;I

 

 

 

 

 

 

 

;I

 

 

 

 

 

 

 

;I

 

 

 

 

 

0;

 

 

if

 

;I

 

 

 

 

 

 

 

 

 

 

 

 

if

 

if

 

 

;I

 

 

 

 

 

 

 

 

 

 

 

 

f

 

 

 

;I

 

 

 

f

 

if

 

if

 

 

 

 

 

-I

-I

 

 

 

 

 

-I

 

-I

;I

 

 

 

 

 

-I

-I

 

-I

-I

 

 

 

 

 

 

 

;I

-I

 

 

 

 

 

 

"-I

 

 

 

 

 

 

if

 

l' -I

if""

 

 

 

 

 

"

"

"" ""

 

 

 

 

 

VGS

VTO

 

 

 

 

 

 

 

 

(a)

110.7

510.7

.,0.7

l§. 310.1

210. 1

110.1

0

0

0.5

1

1.5

 

 

VGSM

 

(b)

Figure 3.1: Typically observed ID vs. VGS relationships for a MOSFET (n-type substrate) and simulated inversion charge Q vs. Vas. (a) shows the MOSFET behavior as measured, (b) shows the simulated results - both have substrate bias VSB as a parameter.

90

CHAPTER 3. DEVICE CAD

an ability to look "inside" of the device and control internal variables. In subsequent sections and chapters we will show many more examples of the parameterization of model equations and their use for device design. In the next section many of the specifics of the SEDAN/PISCES device simulators are described. Other sections in this chapter go into details of MaS and bipolar device examples.

3.2Semiconductor Device Analysis

3.2.1Device Equations

The above discussion introduced device simulation as a way to generate process-related data that would otherwise require costly and timeconsuming experiments. Quantities such as voltage V, charge Q, and current densities for holes Jp and electrons I n are typically of interest.

Also, internal quantities such as potential 1/;(r), carrier densities n(r) and per), and local current densities Jp(r) and In(r) can be observed

as functions of spatial position, r. In the following we assume ID case, i.e., r is reduced to x. A key objective of device simulation is to understand the values of these electrical quantities in terms of device variables such as the net doping distribution N(x). N(x) can be either positive or negative depending on the relative excess of donors (+) or acceptors (-). Since the holes and electrons are charged and mobile particles they obey both the Poisson's equation and continuity equations. The complete set of device equations used to describe a semiconductor device can be found in either SEDAN [4.1] or PISCES [3.2] manuals.

Poisson's equation,

o2'ljJ

q

N(x)]

(3.4)

-

= -[n - p -

ox2

£

 

 

where the dielectric constant is assumed constant, electron continuity equation,

on

1 f)Jn

u

(3.5)

-

= --- -

at

q ox

 

 

and hole continuity equation,

op

loJp

(3.6)

- = ---- u

at

q ox

 

3.2. SEMICONDUCTOR DEVICE ANALYSIS

91

where u is the net recombination rate and the expressions of current densities are

(3.7)

(3.8)

where [; = -a'IjJ/ax is the electric field, and Dn and Dp are diffusion constants for electrons and holes, respectively.

The SEDAN/PISCES programs solve this coupled nonlinear set of differential equations using a numerical analysis technique called finite difference method on a discrete grid. This section considers particular examples from the user's perspective. Even though both programs do well, for simplicity we will just use SEDAN to step through the set up of a problem and the analysis and interpretation of the results. The PISCES counterparts can be found in Appendix C.

3.2.2User Input for SEDAN

SEDAN has been built as a generalized one-dimensional device simulator. Hence, the set of Eqs. (3.4 - 3.8) are solved completely for all nodes in the device. Moreover, SEDAN has been enhanced (version III only) so that compound materials as well as silicon structures can be analyzed. For purposes of focus and simplicity we will consider only silicon in this book. To begin any simulation using SEDAN a minimum set of specifications are required; optional specifications allow the user to "tune" the values of specific parameters, if so desired.

Figure 3.2 shows a typical SEDAN input and output - the one used to generate the simulated data shown in Figure 3.1. The input deck consists of statements. The statement title gives output "header" information. The material is silicon and the device is a MOS capacitor. The oxide thickness is a required parameter while the interface charge qi is optional. The statement model is an all-inclusive "switching matrix" that can be used to turn selected details of models built into SEDAN "on" or "off." In the example shown in Figure 3.2 (a) the statement model contains data on

1.Recombination by the Shockley-Read-Hall (SRH) mechanism, which is turned "on."

92

CHAPTER 3. DEVICE CAD

title

nMOS threshold calculations

comment

This is a SEDAI input for an nMOS device

comment

The impurity profile is analytically specified

material si

 

comment

device type to be analyzed and the selected parameters

device

mos oxth=O.044 qi=1.0el0 wgate-4.1

comment

grid specification to be used in analysis

grid

nreg=l steps=O.044 nstep=l

grid

nreg=2 steps=O.02 nstep=120

comment

analytical profiles used to represent the technology

profile

anal

 

profile

nlay=l cons begin=O end=2.5 conc=1.e15

profile

nlay=2 gimp range=O.184 charlen=O.3 peakcon=2.5e16

comment

bias values to be applied to the device in calculations

bias

vgsf=O vgsl=5 vgss=O.25 vsbf=O vsbl=4 vsbs=2

comment

physical models to be used and operating temperature

model

srhr -auger -frzo temp=300

comment

data to be used in plotting is saved by these statements

log

vgs=1.0

vsb=O netdoping elec hole

log

vgs=O.25

vsb=O hole

log

vgs=O.5

vsb=O hole

log

psi.s efi.8 q.bulk q.ele

comment

specifie8 that MOS capacitance i8 to be computed

compute

Cm08

 

comment

start solution proce8s

solve

 

 

comment

numerical output listed in printed form shown in Figure 3.2(b)

print

vsb=O psi.s q.bulk q.ele outfile=charge

print

vgs=i vsb=O netdoping elec hole outfile=doping

comment

plot statements used to generate Figure 3.7

plot

plotdev=PSfile electron vgs=l vsb=O x.max=1.5 y.min=le3

+y.max=le17 y.log title=LOG.COIC clear x.lab='Depth (U)'

+y.lab='Log Concentration'

plot

hole vgs=i vsb=O x.max=1.5 y.min=le3 y.max=le17 y.log

+

-clear -axis line=5

end

 

Figure 3.2 (a)

3.2.

SEMICONDUCTOR DEVICE ANALYSIS

93

partial list of file

"charge"

 

 

#c

vsb(volts)

=

O.OOOOOOE+OO

 

 

#H

vgs(volts)

 

psi.s(vo1ts)

q.bulk(C/cm~2)

q.ele(C/cm~2)

 

O.OOOOOOE+OO

O.OOOOOOE+OO

O.OOOOOOE+OO

O.OOOOOOE+OO

 

2.500000E-01

8. 262772E-02

-5.538381E-08

5.230042E-14

 

5.000000E-01

2.208018E-01 -6.414908E-08

1.072784E-11

 

7.500000E-01

3.530681E-01

-7. 162964E-08

1.769749E-09

 

9.999999E-01

4.071505E-01

-7.448086E-08

1.429387E-08

 

1. 250000E+00

4. 274296E-01

-7.551535E-08

3. 128758E-08

 

1.500000E+00

4.392464E-01 -7.610678E-08

4. 938844E-08

 

1.750000E+00

4.475065E-01 -7.651411E-08

6.795253E-08

 

2.000000E+00

4.538339E-01 -7.682217E-08

8. 676756E-08

 

2.250000£+00

4.589529£-01 -7.706856£-08

1.057391E-07

 

2.500000£+00

4.632470£-01

-7. 727309E-08

1.248172£-07

 

2. 750000E+00

4.669431E-01 -7.744742£-08

1.439725E-07

 

3.000000£+00

4.701862E-01 -7.759898E-08

1.631861£-07

partial list of file

"doping"

 

 

#c

vgs(vo1ts)

'"

9.999999£-01

 

 

#C

vsb(volts)

= O.OOOOOOE+OO

 

 

#H

depth(um)

 

net .dop(/cm~3)

electron(/cm~3

hole(/cm~3)

 

4.400000E-02

-1.816201E+16

8.838231E+16

1.866131E+03

 

6.400000E-02

-1.954187£+16

4. 182082E+14

3.943800E+05

 

8.400000£-02

-2.085540£+16

3. 189885E+12

5. 170499E+07

 

1.040000£-01

-2.207382E+16

4.007255£+10

4.115859E+09

 

1.240000E-01

-2.316907E+16

8.535583E+08

1.932299E+11

 

1.440000E-01

-2.411486E+16

3.164531£+07

5.211925E+12

 

1.640000E-01

-2. 488772E+16

2.088568E+06

7.896941E+13

 

1.840000E-01

-2.546796E+16

2.495248£+05

6.609884E+14

 

2.040000E-01

-2.584051E+16

5.396175E+04

3.056479E+15

 

2.240000E-01

-2. 599556E+16

2.012567E+04

8.195155E+15

 

2.440000E-01

-2. 592899E+16

1.149037£+04

1.435401£+16

 

2.640000E-01

-2.564258E+16

8.652958E+03

1.906088E+16

 

2.840000E-01

-2.514389E+16

7.627269£+03

2. 162412E+16

 

 

 

 

(b)

 

Figure 3.2: SEDAN input and

printed output

example for aMOS

n-channel threshold calculation. (a) shows the input deck and (b) shows a printed output for two computed variables - "q.ele" vs. Vas and "hole" vs. depth.

94

CHAPTER 3. DEVICE CAD

2.The "freeze-out" of dopants, which is turned "off" (by putting uparrow" A" before the parameter).

3.The "Auger recombination" of carriers, which is turned "off"

4.The temperature, which is set at 300°K.

The log, print, and plot statements specify the output desired, the solve statement initiates program execution and the end statement indicates the termination of the input file. The four remaining statements, that is, the bias, compute, grid and profile are not as simple to explain. The grid and profile specifications relate to physical factors while the bias and compute specifications relate to electrical factors. First, we will discuss the physical specification and then we will consider the electrical input.

The physical specification of a device can be viewed from two perspectives - analysis of devices that have already been built or designs of yet-to-be-built devices. In the case of devices that have already been built, structural information such as junction depths, oxide thicknesses, and doping concentrations can be measured experimentally. Analytic techniques such as spreading resistance probe or Secondary Ion Mass Spectrometry (SIMS) [3.3] data can give a "complete" profile of doping versus depth in one dimension and this profile can be input directly into SEDAN (or PISCES) in tabular form. However, due to experimental uncertainties such as probe calibration and correction factors, the use of analytic profiles fitted to the experimental data is much to be preferred. SEDAN provides a variety of functions and adjustable parameters to accomplish this fitting. Constant, exponential, gaussian, and complementary error function (erfc) distributions are all available. Moreover, the functions can be connected in a piecewise continuous way over as many as ten "layers" (see profile statement description). In subsequent examples the concept of "layers" and "doping functions" will be used extensively. The example shown in Figure 3.2 (a) contains two layers on the profile statement, one giving the uniform substrate doping and the other approximating the Gaussian-shaped boron implant used to adjust the MOS threshold voltage. In addition to the use of real data files, which are in ASCII format, or analytic approximations as input to SEDAN's profile statement, the program can also accept SUPREM-generated doping profiles. As indicated in the previous chapter, SUPREM can "save" (or "export") profiles and "load" them for fur-

3.2. SEMICONDUCTOR DEVICE ANALYSIS

95

 

17

 

 

 

 

----- SUPREM

 

 

 

....................... SEDAN ANALYTIC

 

c:

16

(CONC + GIMP)

 

 

 

o

 

 

 

C

 

 

 

...

 

 

 

C

 

 

 

Q)

 

 

 

(,)

 

 

 

c:

 

 

 

o

 

 

 

u

 

 

 

Cl

 

 

 

.2

15

 

 

14~~~~~~~~~JJ~-W~~~--~

o

.2

.6

.8

1·0

1·2

1.4

 

 

X.

p.m

 

 

 

Figure 3.3: Comparison of SUPREM-generated n-channel doping profile and the analytical fit based on SEDAN input (shown in Figure 3.2).

ther simulation. SEDAN has an analogous feature to "load" a "saved" SUPREM profile as part of the profile input specification. Thus, a designer can create a SUP REM file based on actual process steps, confirm the SUPREM results by experiment, and then use SEDAN /PISCES to predict device parameters.

Frequently we desire analysis of structures early-on in the design process - before silicon test devices are available. In this case, profile input represents a concept of what the structure will be. Using the analytic profile input to SEDAN a designer can see how the desired electrical features of a particular structu:r;e depend on the profile inputs. Then the designer can use SUP REM to construct a process that realizes these target analytic profiles. Based on reasonable success with SUPREM, the simulated profiles can be used as input to SEDAN. Figure 3.3 compares SUPREM-generated and SEDAN analytic profiles for a simulated MOS process (see Exercise 1-2). As can be observed, agreement of the resulting profiles is quite good. In Figure 3.2 (a) the "analytic profile" input is used for SEDAN. Once the profile information is available in

96

CHAPTER 3. DEVICE CAD

SEDAN, the statement grid must be specified. The general case of a multilayered structure containing both constant and rapidly changing doping profiles can be a difficult problem. Two approaches are used in SEDAN. "automatic" gridding can be done under program control. In this case the program looks for junction or interface positions to decide on minimum spacings and then spaces grid nonuniformly away from these local minima according to a geometric progression described in the manual. The user may not wish to use this feature for several reasons. Certainly uniform grid can make things conceptually easier to think about. Also, if the analytic profiles are used, the user has an excellent understanding of regions and how to most efficiently break them up. In this case the user specifies stepsize and number of steps for each of the numbered regions (Le. layers in the profile specification). The input shown in Figure 3.2 (a) shows the manual options for the MOS example. Whether the grid is auto or manually generated, the user must be aware of how grid spacing affects simulation results. From a numerical point of view there is a complex set of relationships between grid spacing and numerical errors (refer to Appendix A). The choice of grid spacing can be critical in relationship to the control of time step for time-dependent simulation also. For the moment we will bypass the numerical issues and address only the physical points. Namely, for accurate device simulation one must be prepared to resolve critical physical effects wherever they occur. For example, to accurately model inversion charge, the grid must be dense near the surface of the MOS device. To accurately resolve depletion region edges one must be aware of characteristic distances over which they spread - namely the extrinsic Debye length. These are only two examples - we will see others as we proceed in the text. The final point to be made is that careful specification of grid and understanding of how the grid affects the results will be key concerns as the user of device simulation becomes more skilled. In subsequent exercises we will help the reader to develop these skills and to become comfortable in understanding the underlying physics.

Turning now to the electrical data input, the log, bias, and compute specifications are the remaining inputs introduced in Figure 3.2 (a). The compute input selects the electrical results to be simulated. For example, in Figure 3.2 (a) only the cmos option is selected, which means that MOS capacitance will be determined. For other examples we will determine junction capacitance, breakdown voltage, or even transistor cutoff frequency. Using SEDAN-computed results such as charge or current

3.2. SEMICONDUCTOR DEVICE ANALYSIS

97

versus voltage, the program computes electrical parameters useful for circuit design applications. One might ask why a parameter such as the current gain (f3) for a bipolar device or transconductance for aMOS device is not output as a computation variable. The answer is that parameters such as gain are bias-dependent. Hence, the most correct way to output the results is to give the simulated I vs. V curves as print or plot outputs and then to extract the needed circuit parameters for these data. The log statement is used to define what output files will be created for the print and plot options. The data is stored in files which can be read both by the program directly (binary format) and easily passed to other programs (ASCII format). The log statement al- lows both bias-dependent and depth-dependent data to be created. For example, the column labeled q. ele in the file named "charge" gives the bias-dependent charge shown in Figure 3.2 (b) while the column labeled hole in the file named "doping" gives the depth-dependent concentration discussed shortly with regard to Figure 3.7.

Turning finally to the bias specification, this input controls the bias voltages applied to the device being simulated. Each terminal voltage is specified in terms of a first, last, and step voltage - very much like the way one uses the "bias sweep" controls on an oscilloscope. Hence for the MOS device shown in Figure 3.2 (a) we are sweeping gate to source voltage from vgsf (first) to vgsl (last) in vgss (step). Each bias statement contains a unique "vbsf" input to indicate the body bias voltage assumed between the "channel" and bulk terminals. For

the

input

deck in Figure 3.2 (a),

the biases are those

used to obtain

the

curve

shown in Figure 3.1 (b).

Other options with

bipolar devices

include sweep in diode and transistor bias conditions. The bias input allows sweeps of both base-emitter and collector-emitter voltages. Thus normal plots oflog-current versus VBE (Gummel plots) can be obtained. For the reverse mode of operation the user can specify "reverse" on the device input and the device will be turned over for the applied forwardbias conditions.

In summary, the above discussion has introduced the SEDAN program, primarily via an example for MaS device and threshold voltage calculations. The syntax for the input files to PISCES might be different, but the way to specify the device structure, bias condition, and solution to be observed is similar. One advantage with SEDAN is that it can analyze a broad range of one-dimensional device structures and at the sametimes provides the device parameters such as the threshold