
SULEYMAN DEMIREL UNIVERSITY
Computer Engineering Faculty
Chair Informatics
Syllabus
Discipline: EE 204 Circuit Technologies
Number of credits: 3 credits (2/0/2)
Term: Spring 2013
Instructor’s full name: Karl Lebkuchner
Information on the instructor |
Time and place |
Contact information | ||
Room |
Office hours (TSIS) |
Tel.: |
| |
Karl Lebkuchner |
|
|
- |
kleb@juno.com |
Pre-requisites
Discrete Maths, Physic, Basic Circuit Theory
Course goals and objectives
EE 204 is designed to educate students about the analog and digital circuits. Its purpose is to present, as clearly and completely as possible, the principles of the circuits design and construction, amplification, analog-to-digital and digital-to analog conversion.
Literature
Required
Boylstad,R.&Nashelsky,L. – Electronic devices and circuit theory,7thEd-.Prentice-Hall, International edition 2007.
2. Kleitz W. - Digital_electronics_A Practical Approach-.4th Ed. Prentice-Hall,1996
3. M. Morris Mano, Michael D. Ciletti. - Digital Design (4th Ed.) - Prentice-Hall of India, 2008
Supplementary
1. Morris ManoDigital Logic and Computer Design- Prentice-Hall of India. 2005
2. R.T.HOWE&S.C.SODINI. - Microelectronics_An Integrated Approach-Prentice-Hall,1997
3. N.P.COOK. - Introductory Digital Electronics- Prentice-Hall,1998
4. Kiziyeva L. Digital Design. Test questions. – Almaty, 2002.
5. Kiziyeva L. Digital Design. Test questions with solutions. – Алматы, 2006.
6. Ertugrul M, Kiziyeva L., Suliyev R. Circuit Technologies. Laboratory works. – Алматы, 2011.
Course Structure:
Total: 15 weeks - Jan 21, 2013 – May 2013
Lectures – 2 h/wk Lab session –2 h/wk
Grading criteria
Types of tasks |
Scores |
Attendance and participation |
- |
Laboratory works |
20 |
Quizzes |
25 |
SSS: homework |
- |
SSSI: practices |
15 |
Mid-term exam |
20 |
Final exam |
20 |
Total |
100 |
The form the schedule of performance and delivery of works
№ |
Type of evaluation |
Week |
Total | ||||||||||||||||||
1 |
2 |
3 |
4 |
5 |
6 |
7 |
8 |
9 |
10 |
11 |
12 |
13 |
14 |
15 |
16-17 |
| |||||
1 |
Attendance and participation |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
|
- | |||
2 |
Laboratory works |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
|
20 | |||
3 |
Quizzes |
|
|
* |
* |
* |
* |
|
|
|
* |
* |
* |
* |
* |
* |
|
25 | |||
4 |
SSS: homework |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
|
- | |||
5 |
SSSI: practice |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
* |
|
15 | |||
6 |
Mid-term exam |
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
|
|
20 | |||
7 |
Final exam |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
* |
20 | |||
|
Total |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
100 | |||
week |
Name of the topic and content |
Literature |
| ||||||||||||||||||
1 |
Topic 1. Semiconductor devices Semiconductor diode, bipolar transistors
4. ECL typical circuits |
[1] Ch.1, pp.1- 210, [2] Ch. 9, 270- 285, 290-291 Problem set [1] Ch.2, pp. 103-106, Ch.3, pp. 141-143, Ch.4, pp. 202-203 |
| ||||||||||||||||||
2 |
Topic 1. Semiconductor devices Field –effect transistors (FETs)
4. CMOS circuits |
[1] pp.211- 332, [2] Ch. 9, 285- 290 Problem set [1] Ch.5 pp. 249-250, Ch. 6 pp. 297- 299 |
| ||||||||||||||||||
3 |
Topic 2. Combinational and sequential circuits Numerical systems
5. Binary logic |
[3] Ch.1, pp 1-30, ch.2, pp 55-60 Problem set [3] Ch. 1 pp. 32-33 |
| ||||||||||||||||||
4 |
Topic 2. Combinational and sequential circuits Boolean algebra and Boolean functions
6. Tabulation method |
[3] Ch.2, pp 36-54, Ch.3, pp 70-88 Problem set [3] Ch. 2 pp. 66-68, Ch.3 pp.116-117
|
| ||||||||||||||||||
5 |
Topic 2. Combinational and sequential circuits Combinational logic: SSI circuits 1. Design procedure 2. Adders and subtractors 3. Code convertors 4. NAND (NOR) multilevel circuits |
[3]. Ch.3, pp. 89-96, Ch.4, pp. 122-133 Problem set [3] Ch. 3 pp. 118, Ch.4 pp.175-177 |
| ||||||||||||||||||
6 |
Topic 2. Combinational and sequential circuits Combinational logic: MSI circuits 1. Binary adder 2. BCD adder 3. Magnitude comparator 4. Decoder and encoder 5. Multiplexers and demultiplexers |
[3] Ch.4, pp.133-158 Problem set [3] Ch.4 pp.177-179
|
| ||||||||||||||||||
7 |
MIDTERM EXAM |
Problem set [3] Ch.5 pp.235- 236 |
| ||||||||||||||||||
8 |
Topic 2. Combinational and sequential circuits Sequential logic. 1. Flip-flops 2. Triggering of flip-flops 3. Analysis of sequential circuits 4. State reduction |
[3] Ch.5, pp.182-200 Problem set [3] Ch.4 pp.177-179
|
| ||||||||||||||||||
9 |
Topic 2. Combinational and sequential circuits Sequential circuits 1. Analysis with D-flip-flops 2. Analysis with JK-flip-flops 3. Analysis with T-flip-flops 4. Mealy and Moore models |
[3] Ch.5, pp.200- 225 Problem set [3] Ch.5 pp.236- 238 |
| ||||||||||||||||||
10 |
Topic 2. Combinational and sequential circuits Sequential circuits 1. Design procedure 2. Design of counters 3. Design of registers |
[3] Ch.5, pp. 225 -234, Ch.6, pp.242-269 Problem set [3] Ch.6 pp.277- 279 |
| ||||||||||||||||||
11 |
Topic 3. Memory devices
7. VLSI PLD |
[3]. pp. 284-328 Problem set [3], Сh. 7, pp. 329- 332 |
| ||||||||||||||||||
12 |
Topic 4. Operational Amplifiers (OA) 1. OA basics 2. Types of OA 3. Instrumentation Amplifier |
[1]. Ch.14,15 pp.609-673 [2]. Ch.15, pp. 529-530 Problem set [1], Сh.14, pp. 643-646, Ch.15, pp. 673-675 [2]. Ch.15, pp. 529-530 |
| ||||||||||||||||||
13 |
Topic 5. Analog-to-Digital and Digital-to-Analog Converters.
5. R/2R Ladder DAC |
[1].Ch.17,pp. 721-731 [2]. Ch.15, pp.530-547 Problem set [1].Ch.17,pp. 748-750
|
| ||||||||||||||||||
14 |
Topic 6. Power supply sources.
5. Voltage regulators |
[1]pp. 69-75, 783-800,[2]pp. 376-377 Problem set [1]Ch.2, pp. 106 - 109 |
| ||||||||||||||||||
15 |
Topic 7. Optoelectronics 1. Light absorption and emission 2. Photo diodes 3. Photoconductive cells and solar sells 4. IR Emitters (LEDs) 5. Phototransistors 6. Opto-isolators |
[1]. Ch. 20, pp. 824-839, Ch. 21, pp. 871-875 Problem set [1]Ch.20, pp. 840-841, Ch.21, p. 882 |
|