Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:

material1 / different / Allen&Holberg - Analog CMOS Circuit Design

.pdf
Скачиваний:
58
Добавлен:
05.06.2015
Размер:
2.21 Mб
Скачать

Allen and Holberg - CMOS Analog Circuit Design

 

 

 

 

 

 

 

Page X.10-8

First Order ∑Δ Modulator-Cont’d

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

The noise power in the signal band is

 

fB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

n2 =

 

 

 

 

2df =

 

 

 

 

 

 

 

ωτ 2

 

 

 

N(f)

 

 

 

 

 

 

 

df

 

 

2e

rms

2τ sin

 

 

 

 

o

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

no

= 2erms

 

 

2τ (πfτ)

df

 

 

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

where sin

ωτ

 

 

 

 

2πf = sin

πf

≈ πfτ

 

 

 

= sin

 

 

 

 

 

 

 

 

2

 

 

 

 

2fS

 

 

fS

 

 

 

 

 

Therefore,

 

 

 

 

 

 

 

if fS >> f

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fB

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

3

 

2

 

 

2

 

 

2

 

e2

 

π2(2τf

B

)3

 

 

n

≈ (2τ)

π

e

 

 

 

rms

 

 

 

 

 

o

 

 

rms

f

 

df =

 

 

3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Thus,

 

 

 

 

 

 

where ,

 

 

fS >> fB

 

 

 

 

 

 

 

 

 

 

 

 

 

π 2f τ 3/2

 

 

 

 

π M-3/2

 

 

 

n

o

= e

rms

= e

rms

 

 

 

 

 

3

 

B

 

 

 

 

 

3

 

 

 

 

 

Each doubling of the oversampling ratio reduces the modulation noise by 9 dB and increase the resolution by 1.5 bits.

Allen and Holberg - CMOS Analog Circuit Design Page X.10-9

Oversampling Ratio Required for a First-Order ΔΣ Modulator

A block diagram for a first-order, sigma-delta modulator is shown in the z-domain. Find the magnitude of the output spectral noise with VIN(z) = 0 and determine the bandwidth of a 10-bit analog-to-digital

converter if the sampling frequency, fS,

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

12

 

= rms value of

is 10 MHz.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

quantization

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

noise

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

+

Solution

 

 

 

 

 

 

 

 

 

 

 

Vin (z) +

 

 

 

 

 

 

 

 

 

 

 

+

 

Vout(z)

 

 

 

 

 

1

 

 

 

 

 

Σ

 

 

 

 

 

1

 

 

Σ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

z-1

 

 

 

 

Vout(z) = erms + z-1

[Vin(z) -

 

 

 

-

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Vout(z)]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

or

 

 

 

 

 

z-1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

V

out

(z) =

e

rms

if V

in

(z) = 0 →

V

out

(z) = (1-z-1)e

rms

 

 

 

 

z

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

-jωτ

 

 

 

 

 

 

 

ωτ

 

= 2

 

2

 

 

 

 

 

ωτ

 

 

|N(f)| = E(f) 1 - e

 

 

= 2E(f) sin

 

 

fS

 

erms sin

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

2

 

 

The noise power is found as

 

 

 

 

fB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

2πfτ

 

 

 

 

 

 

 

n

2

 

 

2

df =

 

 

2

e

 

 

 

df

 

 

 

 

 

o

(f) = ⌡|N(f)|

 

2

 

 

fS

 

 

sin2

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

rms

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2πfτ

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Let sin 2

≈ πfτ if fS >> fB. Therefore,

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

2

 

2

 

 

 

fB

 

 

 

2

2

 

fB 3

 

 

 

 

 

 

 

n

(f) = 4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

o

fS

e

 

 

(πτ)2 ⌡f2

 

df =

 

 

e

 

 

 

or

 

 

 

 

 

 

 

 

 

 

rms

 

 

0

 

 

 

 

 

3

 

rms

fS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fB3/2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

no(f) =

 

8

 

 

 

 

 

 

VREF

 

 

 

 

 

 

 

 

 

 

 

 

3

 

π·erms

 

 

 

 

 

210

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fS

 

 

 

 

 

 

 

 

 

 

 

Solving for fB/fS gives (using

 

in erms term is equal to VREF)

 

 

 

 

 

 

 

 

 

 

 

 

 

fB

 

 

12

 

3

1

2/3

= [0.659x10-3]2/3 = 0.007576

 

 

 

 

 

 

 

fS

 

=

8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

π 210

 

 

 

 

 

 

 

 

 

 

 

 

 

fB = 0.007576·10MHz = 75.76kHz.

Allen and Holberg - CMOS Analog Circuit Design

Page X.10-10

Decimator (down-sampling)

The one-bit output from the ∑Δ modulator is at very high frequency, so we need a

decimator (or down sampler) to reduce the frequency before going to the digital filter.

fS

fD

analog

f

B

∑Δ

 

DECIMATOR

 

LOW-PASS

 

2fB

 

 

 

 

 

 

 

input

 

 

MODULATOR

 

 

FILTER

 

digital

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PCM

 

 

 

 

 

Removes the

 

Removes the

 

 

 

 

 

modulation noise

 

out-of-band

 

 

 

 

 

 

 

 

components

 

 

 

 

 

 

 

 

of the signal

 

from modulator

to low-pass filter

 

+

xn

yn

REGISTER

 

 

fS

 

yn =

1

N

fS

N

xn , where N =

= down-sampling ratio

 

 

fD

N=0

The transfer function of decimator is

 

Y(z)

 

1

N-1

1 1 - z-N

H(z) =

X(z)

=

N

z-i = N

-1

 

 

 

 

i=0

 

1 - z

 

 

 

 

 

 

H(ejωτ) = sinc(πfNτ) sinc(πfτ)

Allen and Holberg - CMOS Analog Circuit Design

Page X.10-11

Frequency Spectrum of the Decimator

H(ejωτ) = sinc(πfNτ) sinc(πfτ)

10

Magnitude (dB)

0

Quantization Noise

Signal

Bandwidth

-10

-20

-30

-40

-50

 

f

D

Frequency

fS

 

 

 

 

 

 

2

 

 

 

 

 

fD = intermediate decimation frequency

When the modulation noise is sampled at fD, its components in the vicinity of fD and the harmonics of fD fold into the signal band. Therefore, the zeros of the decimation filter must be placed at these frequencies.

Allen and Holberg - CMOS Analog Circuit Design

Page X.10-12

Digital Lowpass Filter

 

 

fS

fD

analog

f

B

∑Δ

 

DECIMATOR

 

LOW-PASS

2fB

 

 

 

 

 

 

input

 

 

MODULATOR

 

 

FILTER

digital

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PCM

FIR or IIR digital low pass filter

 

 

 

 

 

Magnitude (dB)

10

-20

-50

-80

-110

4000

Frequency (Hz)

 

 

 

SNR = 10log10

Allen and Holberg - CMOS Analog Circuit Design

After Digital Low Pass Filtering

 

0

 

 

 

signal

(dB)

-50

 

 

 

Magnitude

-150

 

 

 

 

-100

quantization noise

0

Frequency (Hz)

Bit resolution

Page X.10-13

1000

From the frequency response of above diagram, the signal-to-noise ratio (SNR)

signal (dB) fB

noise(f)

f=0

and

Bit resolution (B) ≈ SNR(db) 6dB

Allen and Holberg - CMOS Analog Circuit Design

Page X.10-14

System block in time domain and frequency domain

 

 

2

digital

 

 

 

 

Bf

PCM

 

 

Frequency

 

 

 

 

D

LOW-PASS

FILTER

 

 

 

 

 

 

 

 

 

 

 

f

 

 

 

 

 

 

 

 

 

 

 

 

DECIMATOR

 

 

 

Frequency

f

 

 

Time

 

∑Δ

MODULATOR

S

 

 

 

 

 

 

 

 

 

 

 

 

fB

 

 

 

 

 

 

 

 

 

 

analog

input

Time

 

Frequency

 

 

 

 

 

 

2 ωτ = 4E(f) sin2 2

Allen and Holberg - CMOS Analog Circuit Design

Page X.10-15

Second-Order ∑Δ Modulator

Second order ∑Δ modulator can be implemented by cascading two first order ∑Δ modulators.

 

 

INTEGRATOR 1

 

 

INTEGRATOR 2

 

xn

+

DELAY

 

+

A/D

+

+

-

+

 

-

+

 

 

 

 

 

 

 

DELAY

 

 

 

 

 

 

 

 

D/A

 

 

 

 

 

 

 

QUANTIZER

yn = xn-1 + (en - 2en-1 + en-2)

The output of a second order ∑Δ modualtor yn is the input signal delayed by one clock cycle xn-1, plus the quantization noise difference en - 2en-1 + en-2. The modulation noise spectrum density of en - 2en-1 + en-2 is

N(f) = E(f) 1 - z-1 2 = E(f) 1 - e-jωτ

Noise Spectrum

4

N(f)/E(f)

3

baseband

2nd order N(f)

 

2

signal

first order N(f)

 

 

 

E(f) 1

0 0

fB

Frequency

fS

 

 

 

2

Allen and Holberg - CMOS Analog Circuit Design

 

 

 

Page X.10-16

Second-Order ∑Δ ModulatorCond’d

 

 

 

 

 

The noise power in the signal band is

 

 

 

 

 

 

 

no = erms

π2

M-5/2 =

2

π2

Δπ

( M)

-5/2 , fs >> fo

5

12

M-5/2 =

2

15

 

 

5

 

 

Each doubling of the oversampling ratio reduces the modulation noise by 15 dB and increase the resolution by 2.5 bits.

Higher-Order ΣModulators

Let L = the number of loops. The spectral density of the modulation can be written

as

 

 

 

 

 

 

 

 

 

L

 

N

 

(f)

= e

 

 

|

L

rms

2τ 2sin ωτ

 

 

 

|

 

 

 

2

The rms noise in the signal band is given approximately by

n

o

e

rms

πL

(2f

B

τ) L+0.5

 

 

 

 

2L+1

 

 

 

 

 

 

 

 

 

 

This noise falls 3(2L+1) dB for every doubling of the sampling rate providing L+0.5 extra bits.

Decimation Filter

 

 

 

sinc(πfNτ) L+1

is close to being optimum for decimating the

A filter function of

 

 

sinc(πfτ)

 

 

signal from an Lth-order −Σ modulator. Stability

For orders greater than 2, the loop can become unstable. Loop configuration must be used that provide stability for order greater than two.

Allen and Holberg - CMOS Analog Circuit Design

Page X.10-17

The modulation noise spectral density of a second-order, 1-bit ΔΣ modulator is given as

4

2

ωt

|N(f)| =

fs

sin2

 

12

4

 

where is the signal level out of the 1-bit quantizer and fs = (1/τ) = the

sampling frequency and is 10MHz. Find the signal bandwidth, fB, in Hz if the modulator is to be used in an 18 bit oversampled ADC. Be sure to state any assumption you use in working this problem.

Соседние файлы в папке different