Добавил:
Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
ARM PrimeCell advanced audio codec interface technical reference manual.pdf
Скачиваний:
26
Добавлен:
23.08.2013
Размер:
885.68 Кб
Скачать

Chapter 1

Introduction

This chapter describes the ARM PrimeCell Advanced Audio CODEC Interface (PL041). It contains the following section:

About the ARM PrimeCell AACI (PL041) on page 1-2.

ARM DDI 0173B

Copyright © ARM Limited 2000. All rights reserved.

1-1

Introduction

1.1About the ARM PrimeCell AACI (PL041)

The ARM PrimeCell Advanced Audio CODEC Interface (AACI) is an Advanced Microcontroller Bus Architecture (AMBA) slave block that connects to the Advanced Peripheral Bus (APB). The PrimeCell AACI provides communication to off-chip CODECs that support the AC-link protocol.

Examples of these CODECs include:

the WM9704Q from Wolfson Microelectronics Ltd

the CS4299 from Cirrus Logic

and the LM4549 from National Semiconductor Corporation.

AC97 CODECs offer a route for high-quality audio, modem support, and provision for headsets.

1.1.1Features of the PrimeCell AACI

The PrimeCell AACI has the following features:

Four channels are available and can be in operation simultaneously. This allows support for four different sample rates simultaneously.

The channels can be serviced either by Direct Memory Access (DMA) or by the processor.

Each channel has transmit and receive FIFOs.

The four channels allow independence between modem, audio, headset and microphone channels.

1-2

Copyright © ARM Limited 2000. All rights reserved.

ARM DDI 0173B

Introduction

Figure 1-1 is a simplified block diagram of a PrimeCell AACI.

PRESETn

 

 

 

 

PWDATA[31:0]

 

 

 

AACIRESET

PRDATA[31:0]

 

 

 

 

PADDR[11:2]

APB

 

 

 

interface

 

 

 

 

 

Timing

AACIBITCLK

PWRITE

and

 

controller

AACISYNC

 

register

 

 

PSEL

block

 

 

 

PENABLE

 

 

 

 

PCLK

 

 

 

 

 

Receive

Frame

Receive

 

 

FIFO

shift

AACISDATAIN

 

decoder

 

channel

register

 

 

 

 

Interrupts

Interrupts

 

 

 

and

 

 

 

 

 

 

 

 

FIFO

 

 

 

 

level status

 

 

 

 

Transmit

Frame

Transmit

 

 

generator

 

 

FIFO

shift

AACISDATAOUT

 

and slot 0

 

channel

register

 

 

generator

 

 

 

 

 

Figure 1-1 Simplified block diagram of a PrimeCell AACI showing one channel

ARM DDI 0173B

Copyright © ARM Limited 2000. All rights reserved.

1-3

Introduction

1-4

Copyright © ARM Limited 2000. All rights reserved.

ARM DDI 0173B