Cadence / DSD2 / Конспект -Введение в Cadence DSD2 / Конспект -Введение в Cadence DSD2 / введение_cad / layout-1
.htmlCadence Tutorial
Navigation Help Click on this button to proceed to the next step of the current example.
Click on this button to go to the previous step of the current example.
Click on this button to return to the beginning of the current example.
Click on this button to go to the introduction page of the corresponding design stage.
Click on this button to go to the design flow diagram.
Note: All figures on the Example pages can be enlarged by clicking on the corresponding figure in the page.
Example: CMOS Inverter Layout
In this tutorial, a simple CMOS inverter layout will be drawn step by step. We will start with a simple design idea and will complete the mask layout using different techniques.
Steps of Layout Design
Starting up Design Idea Create Layout Cellview Virtuoso and LSW
NMOS Drawing the N-Diffusion (Active) The Gate Poly Making Active Contacts Covering Contacts with Metal-1 The N-Select Layer
PMOS Drawing the P-Diffusion (Active) Transistor Features The P-Select Layer Drawing the N-Well
Connecting both transistors Placing the PMOS and NMOS Connecting the Output Connecting the Input Making a Metal-1 connection for the Input Power Rails P Substrate contact N Substrate contact Enclosing the Substrate Contact
DRC and Finalizing Design Rule Checking Final Layout
a production of
Cadence is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134.
Please read this DISCLAIMER
KGF 11/9/1998