Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
Скачиваний:
21
Добавлен:
27.03.2015
Размер:
2.01 Mб
Скачать

TCAD News

March 2007

Contents

6

Features and Enhancements in TSUPREM-4

Version Z-2007.03

7

Enhancements in Medici and Davinci

Version Z-2007.03

7

Introduction to Extreme Ultraviolet (EUV) Lithography Simulation

Latest Edition

It is my pleasure to inform you that recently Dr. Wolfgang Fichtner was promoted to Senior Vice President and GM of the

Synopsys

Silicon

Engineering Group.

In addition

to the

TCAD product line,

Dr. Fichtner now also manages the DFM, physical verification, and manufacturing yield management businesses. From this edition, I take over Dr. Fichtner’s editorial responsibility for TCAD News.

I am pleased to announce that Version Z 2007.03 of Sentaurus and Taurus is here. The Sentaurus tools continue to build on the inexorable momentum achieved to date with important new features ranging from laser annealing and anisotropic diffusion in process simulation to stress-dependent MonteCarloandanisotropicdensity-gradient quantum corrections in device simulation. Such detailed models are a testament to the complexity of modern semiconductor technologies and, increasingly, a requirement for our customers to achieve their development objectives.

With the continual shrinking of critical feature sizes and the emergence of atomistic effects, our advanced user community will now be able to import statistical doping distributions from Sentaurus Process Kinetic Monte Carlo into Sentaurus Device for electrical analysis of random-dopant fluctuation effects. Beyond advanced models, there are two significant tool integration efforts: the seamless integration of Sentaurus Process with Sentaurus Structure Editor and Sentaurus Topography, providing users with greater flexibility in incorporating 3D modeling and advanced deposition and etching simulation into their TCAD flows.

Our Taurus customers will find two articles highlighting the new developments in TSUPREM-4 and Medici. In addition, we expand our coverage in lithography with an article on EUV lithography challenges and simulation. I trust you will enjoy reading TCAD News, and we look forward to your comments and suggestions.

With best regards,

Terry Ma

Group Director, TCAD Business Unit

Features and Enhancements in Sentaurus Version Z-2007.03

TCADSentaurusVersionZ-2007.03continues the momentum achieved with the two previous versions. New models to handle anisotropic dopant diffusion and density gradient transport address the needs of the latest and next-generation silicon technologies. As development for the 32-nm technology node takes hold, particle-based simulation will add distinctive capabilities to the traditional continuum-based approaches. In view of this, random-doping fluctuation effects can now be investigated by combining discrete dopant distributions produced by kinetic Monte Carlo (KMC) with carrier transport simulations in Sentaurus Device. The central role played by mechanical stress is acknowledged with the incorporation of stress-dependent diffusivities in KMC and nonuniform stress effects in Sentaurus Device Monte Carlo.

Developments in tool interoperability allow users to access seamlessly advanced etching and deposition models in Sentaurus Topography and to execute directly Sentaurus Structure Editor commands from within Sentaurus Process.

In mesh generation, enhancements to Sentaurus Mesh significantly extend its capability to generate meshes conforming to curved boundaries, while a new MGOALS option in Sentaurus Process permits users to parameterize meshes easily for simulating families of devices.

Finally, advances in parallelization algorithms optimized to 64-bit multicore AMD Opteron and Intel Xeon processors bring highperformance computing to the desktop of TCAD users.

Laser Annealing in Sentaurus Process

Laser annealing has become a central processing technique for achieving the stringent International Technology Roadmap for Semiconductors (ITRS) requirements for ultrashallow junction formation in advanced CMOS technology. In Version Z-2007.03, the laser-annealing model in Sentaurus Process has been improved with a more rigorous method for computing the light absorption and heat generation profile by taking into account the local light intensity and the different light absorptivity for each of the materials.

Drawing on the similarity between dopant implantation and photon absorption in materials, Sentaurus Process computes the light absorption distribution inside a device as a result of a ‘photon implantation.’ The main difference between photon absorption and dopant implantation is that light intensity decays exponentially with the distance into a material, whereas implanted dopants follow either a Gaussian or Pearson distribution inside a material.

With this approach, light absorption can be accurately computed regardless of the topography of the device and the complexity of the structure. Figure 1 shows the heat generation rate inside a device evaluated by this method. The heat generation rate decays exponentially from the top of the structure as expected and, as a result of region-specific absorptivity, undergoes abrupt changes at material interfaces.

Figure 1. Heat generation rate inside laserannealed device as computed by implantation method; the heat generation rate conforms to the topography of device. Note that a heat-absorbing layer is deposited on top of the surface.

Another improvement in laser annealing is the option for users to control the diffusion temperature. Previously fixed, this temperature is the average temperature of the top silicon (substrate) surface nodes. Alternatively, users can define a rectangular box and use the average temperature inside the box as the diffusion temperature. This improves the flexibility of controlling the diffusion temperature.

Finally, the light source definition in laser annealing also has been enhanced. Previously, the light source could only vary with time as a single Gaussian function. Now, it can assume any user-defined functional form. This improvement is especially useful for laserannealing tools that use complex laser (or flash) light sources.

Simulation of Anisotropic Diffusion with Sentaurus Process

The latest CMOS process nodes rely on engineered strain in the silicon to enhance carrier mobility and drive current. However, strain also affects the diffusion of dopants during wafer processing. In ultrashort gate length devices, even a small stress-induced shift in the location of the source and drain extension p-n junctions under the gate will change the electrical characteristic considerably, thereby motivating the use of more detailed stress-dependent dopant diffusion models. Sentaurus Process has always supported the simulation of the effect of (hydrostatic) pressure on the diffusion of dopants, which results in an isotropic change in the diffusivity. However, modern strain engineering relies strongly on biaxial, uniaxial, or even more general strain distributions, which may result in tensile strain in one directionandcompressivestraininanother.An example of induced biaxial strain is the growth of a strained-silicon layer on a relaxed SiGe layer. More complex and nonuniform strain is introduced by either SiGe pockets in the source and drain areas, or strained capping layers [1]. Moreover, the shallow trench isolation (STI) acts as a stress source, albeit unintentional.Abinitiocalculationshaveshown that interstitial diffusivity is anisotropic in the

presence of biaxial strain [2]. Consequently, the diffusivity of interstitial-mediated diffusers is enhanced or retarded in an anisotropic manner by tensile or compressive strain, respectively. For modern CMOS technologies featuring anisotropic and nonuniform strain distributions, it is no longer sufficient to rely on a pressure-dependent diffusivity to model the strain effects on dopant diffusion.

Sentaurus Process supports the simulation of the effects of a general strain profile on the dopantdiffusionwithanewanisotropicdiffusion model. Users define the matrix elements of an anisotropic diffusion enhancement tensor, which may be constants, or functions of the stress or strain profiles, or external data fields. Figures 2 and 3 show the strain profiles in a PMOS transistor introduced by SiGe pockets in the source and drain areas. The silicon underneath the SiGe pocket is stretched (positive strain) in the x-direction to match the larger SiGe lattice constant.

Figure 2. xx-component of strain tensor σ in PMOS structure with SiGe pockets in source/ drain areas.

Figure 3. yy-component of strain tensor σ in PMOS structure with SiGe pockets in source/ drain areas.

Consequently, the SiGe in the pocket is compressed in the x-direction (negative strain). In the source/drain contact area where the gate stack does not prevent the expansion in the y-direction, the SiGe is free to react to the x-compression with an expanded lattice constant in the y-direction.

TCAD News

The diffusion of the boron extension implant is most critically affected by the strain profile at the edges of the SiGe pockets under the gate. In this region, the pockets on the source and drain side compress the channel in the longitudinal or x-direction. In the y-direction, the silicon stretches at the edges of the SiGe pockets under the gate.

Figure 4 shows simulation results for a 90-nm gate length PMOS device based on simulations with a user-defined straindependent anisotropic diffusion model similar to the one proposed by Windl et al. [3]. The model used here assumes that the diffusivity

Dx/y in the x- and y-direction is enhanced or retarded by a strain-dependent factor

Fx/y (σ): Dx/y = D0 Fx/y(σ), where D0 is the (isotropic) diffusivity in relaxed silicon, and

Fx/y = exp(Ea σxx/yy/kT), where Ea is an effective activation energy.

According to [3], a realistic value for the effective activation energy is Ea=3.75 eV. The location of the p-n junction for this activation energy is the blue line in Figure 4. As a reference, the p-n junction for isotropic diffusion (Ea=0) is the green line. There is a strain-induced p-n junction shift of 2 nm, resulting in an approximately 5% change in the effective gate length.

 

-0.04

 

 

 

 

 

 

 

 

 

 

Nitride Spacer

 

 

-0.02

 

 

 

 

 

 

 

 

Poly Gate

 

Oxide Spacer

 

 

0

 

 

 

 

[ m]

 

Extension

Drain

 

 

-20

 

 

 

 

 

 

 

 

Y

0.02

-3.75

 

 

 

 

 

 

 

 

 

 

 

 

 

p-n junction

 

 

 

 

 

 

0.04

for Ea=0

 

+3.75

 

 

 

 

 

 

 

 

 

 

 

 

 

 

+20

 

 

 

 

0.06

Si Body

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0.02

0.04

0.06

0.08

0.1

0.12

 

 

 

 

X [ m]

 

 

 

Figure 4. Final p-n junction positions for five different effective activation energies Ea of the strain-dependent anisotropic diffusivities:

(red) Ea=–20 eV, (orange) Ea=–3.75 eV, (green) Ea=0 eV, (blue) Ea=+3.75 eV, and (purple) Ea=+20 eV. According to [3], the actual value of Ea is 3.75 eV. Other values are shown to illustrate the effects of strain-dependent anisotropic diffusion only.

For other dopants, the activation energy may have different values or a different sign in the exponent of the enhancement factor. For example, vacancy-mediated diffusers may diffuse faster under compressive strain. To investigate the sensitivity of the p-n junction location on the value and sign of the effective activation energy, results for Ea=–3.75 eV (orange) and Ea=±20 eV (red and purple) are included in Figure 4.

This illustrates that the strain induced by the SiGe pockets in PMOS devices can help limit boron diffusion from the source/drain extensions into the channel, and that the newly added anisotropic diffusion model in Sentaurus Process Version Z-2007.03 is well suited to simulate and study the effects of general strain distribution on the final dopant profiles in strain-engineered MOSFETs.

Multistep Deposition with Stress Relaxation

Strained capping layers are widely used in modern CMOS technology for enhancing device performance. In the dual-stress liner approach, tensile and compressive capping layers are applied to NMOS and PMOS transistors, respectively. The pervasiveness of the technique and its technological significance warrant a detailed analysis of how to model accurately the stresses induced by these layers. Recently, Loiko et al. [4] reported that a more accurate simulation of stress relaxation during stressor film deposition is achieved if the deposition is

divided into several steps with intervening stressrelaxation.Thisapproachcanbejustified on physical grounds with the realization that the characteristic time for stress relaxation is much smaller than the deposition time of a monolayer of material.

In Version Z-2007.03 of Sentaurus Process, a new deposition mode inspired by the above findings is implemented. The deposition is automatically divided into several steps and intermediate stress relaxation is inserted between them. To illustrate this, full process and device simulations of a 90-nm node NMOS transistor are performed. The device has a physical gate length of 50 nm. To enhance the device performance, a 75-nm thick highly tensile cap layer with 1.8 GPa built-in stress is deposited at the end of the process simulation (see Figure 5). The effect of the new deposition model is investigated with simulations using different numbers of steps for the deposition and extracting the key device characteristics. Figure 6 shows the dependence of the saturation current on the number of steps used for the deposition. The red line is from a control device with a stress-free capping layer. For this device, a one-step deposition leads to an approximately 5% underestimation of the saturation current relative to when 20 or more steps are used. Depending on the specific stressor parameters, such as thickness and built-in stress, and transistor parameters, the number of steps needed to level out the electrical parameters may differ.

Figure 5. NMOS FET with 75-nm highly tensile cap layer.

 

0.0032

 

 

 

0.003

 

 

[A/ m]

0.0028

 

 

 

 

 

IdSat

 

Stress in Cap Layer

 

0.0026

No Stress in Cap Layer

 

 

 

 

0.0024

 

 

 

0.0022

10

20

 

0

 

 

Number of Deposition Steps

 

Figure 6. Plot of saturation current as a function of the number of tensile cap-layer deposition steps in NMOS FET; red represents the saturation current for the device with no stress in cap layer.

Sentaurus Structure Editor Integration into Sentaurus Process

With shrinking dimensions, transistor characteristics are becoming increasingly dependent on 3D process effects. In addition, some devices (such as flash memory cells) are 3D by design. The need for efficient, robust, and user-friendly 3D TCAD is growing.

Toaddressthisneed,Synopsyshaspioneered an approach for 3D process simulation called ‘paint-by-numbers’ [5]. Starting with this release, Sentaurus Structure Editor is integrated into Sentaurus Process. This allows for 3D process simulation performed by Sentaurus Process with a single input file, and to execute process steps in the order they appear in the process flow.

To save computing time, Sentaurus Process switches to 3D Sentaurus Structure Editor mode only when a 3D mask and the size of the domain in the third dimension is specified (usually by defining line statements).

When the 3D mode is initialized, Sentaurus Structure Editor is kept ‘alive’ in memory throughout the simulation. The following operations are dispatched to Sentaurus Structure Editor: etch, deposit, strip, photo, and transform. The process flow is described with Sentaurus Process commands that are translated automatically into Sentaurus Structure Editor input syntax. Moreover, a special extension to Sentaurus Process input syntax allows for the direct specification of Sentaurus Structure Editor command options or entire statements in the syntax of the editor. Optionally, the so-called fast 3D simulation mode can be used to study the structures at different stages of the simulation. In this case, all operations except geometry-modifying ones are omitted. Meshing of the geometry is performedonlywhenprocesssimulationsteps require it – that is, implantation, diffusion, and saving the structure – thereby minimizing the interpolation error between steps. At the same time, Sentaurus Structure Editor keeps continuous information about the structure in its own format and, as a result, the robustness of the 3D geometry-modifying operations is greatly improved. When Sentaurus Process performs 3D geometry modifications (for example,oxidation),thestructureistransferred as a tessellated body. Figure 7 illustrates the capability of this mode with an example depicting the formation of a 3D gate on a LOCOS structure. The commands executed during the simulation are shown above each figure. In contrast to the previous ‘paint-by- numbers’ usage, the required Sentaurus Structure Editor commands are generated automatically.

Sentaurus Process – Sentaurus Topography Interface

Another significant tool integration effort in this release is the capability to access the advanced deposition and etching models of Sentaurus Topography from within Sentaurus Process. This is more convenient for the user, increases the robustness and efficiency of the simulation, and is faster than an external call to Sentaurus Topography.

Figure 8 shows details of the interface. When a call to a Sentaurus Topography step occurs during a Sentaurus Process

Sentaurus

Topography

 

Boundary

 

New

 

 

Sentaurus

Extraction

 

Boundary

 

 

 

 

 

 

 

Process

 

 

 

 

 

Main Flow

 

Data

 

 

 

sptopo {...}

MGOALS

 

Ready for a

 

 

 

 

 

 

 

Remeshing

 

New Command

 

 

 

 

 

 

 

 

 

 

Figure 8. Flowchart describing Sentaurus Process

– Sentaurus Topography interaction.

simulation, a boundary is extracted from the existing structure and passed to Sentaurus Topography. After performing the requested step (for example, deposition or etching using the level set method), the final boundary is returned to Sentaurus Process where the internal meshing library (MGOALS) remeshes the new structure, interpolating the doping from the previous step onto the new mesh and preparing it for the next step in Sentaurus Process.

Thebenefittotheuserisapparent,especiallyif the process flow is intended to be embedded in Sentaurus Workbench. With the interface, only one Sentaurus Process instance is needed, compared to many separate instances of Sentaurus Process, Sentaurus Topography, and Sentaurus Mesh without the interface.

Moreover, Sentaurus Process profits from the advanced etching and deposition features of Sentaurus Topography. Figure 9 shows a detail of the nitride spacer not achievable using the simpler geometric etching features of Sentaurus Process.

Figure 9. Detail of a nitride spacer shape modeled with Sentaurus Topography.

In addition, the Sentaurus Process

– Sentaurus Topography interface has been extended, within Sentaurus Workbench, to the graphical process flow editor Ligament. With Ligament, users can easily drag the icons for the advanced topography steps into the flow. Ligament handles the translation to the Sentaurus Process syntax, a testament to the full integration of these tools.

New Kinetic Monte Carlo Features

KMC Version Z-2007.03 has evolved to solve one of the main limitations of the previous version: the inability to introduce local dependent rates.

With this modification, stress dependencies in the diffusivity can now be implemented. KMC reads the stress computed by Sentaurus Process and uses it to correct the diffusivities of point defects and impurity-paired point defects, the breakup of these pairs, and the emission of point defects from the material interfaces.

init tdr=initial

deposit PolySilicon thickness=100<nm>

polygon name=LShape2 segments= {...}

etch Oxide thickness=30<nm>

 

isotropic

mask name=Mask2 polygons={LShape2}

anisotropic

 

 

etch PolySilicon anisotropic

 

 

 

mask=Mask2 thickness=0.41

 

 

-0.4

 

 

 

 

 

 

-0.4

 

 

 

 

 

 

 

 

 

-0.2

 

 

 

 

 

 

-0.2

 

 

 

 

 

 

 

 

[ m]

0

 

 

 

 

 

[ m]

0

 

 

 

 

 

Z

 

Z

Y

 

 

 

 

 

 

Y

 

 

 

 

 

 

 

 

 

 

0.2

 

 

 

 

 

 

0.2

 

 

 

 

X

Y

X

Y

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0.4

 

 

 

 

 

 

0.4

 

 

 

 

 

 

 

 

 

0

0.2

0.4

0.6

0.8

1

 

0

0.2

0.4

0.6

0.8

1

 

 

 

 

 

 

 

X [ m]

 

 

 

 

 

 

X [ m]

 

 

 

 

 

Figure 7. From left to right, polysilicon gate formation on a LOCOS structure.

TCAD News March 2007

TCAD News

KMC reads the whole stress tensor from Sentaurus Process for each different KMC internal element. Before using the stress tensor, it is diagonalized, and the principal stress values and coordinate system are obtained. At this point, three different migration rates are computed, one for each of the different principal axes. This model defines two new parameters, Vpar and Vort, which account for the activation volume parallel and perpendicular to the stress.

The formation energies of point defects and impurity-paired point defects are corrected by adding ∆Ef = PVf , where KMC computes the hydrostatic pressure P as P = (σxx + σyy + σzz)/3. Vf is the parameter to account for the activation volume for formation. These corrections are used when emitting point defects at the interfaces between different materials, to update the impurity-paired point defects breakup rates, and to bias the diffusion between two elements with different stress. This means that the interface will emit more particles in regions where the stress lowers the formation energy.

The activation energy used to break up impurity-paired point defects without stress has two components. One accounts for the binding energy, and the other accounts for the migration barrier needed to pull away the point defect. Both contributions are corrected to include stress effects.

Finally, there are different formation energies betweendifferentKMCelementswithdifferent stresses. Particles go to those regions where they are more stable. This is simulated by rejecting some jumps when a particle is trying to enter an unstable region. This probability is computed using the formation and migration corrections due to stress. Figure 10 shows the same FET device after the last annealing. The differences between the figures are the external applied stress: (top) has no stress and (bottom) has been simulated under a constantstress(1 GPa)thatenhancesarsenic diffusion. This enhancement is clearly shown for the drain, source, and in the channel, and contains few isolated active islands that may generate an unreliable device.

Other improvements include a more accurate calibration for KMC. Using the command AdvancedCalibration after

SetAtomistic loads the Advanced Calibration parameters for KMC. A new reaction has been added to form and dissolve impurity clusters. For a given impurity cluster (for example, boron–interstitial clusters), the reaction B+ B0i ↔B2I + eis included. The charge effects are included in the reactions. The extra electron on the right side of the equation is recombined by the system.

Furthermore, KMC computes different recrystallization rates for each amorphous element. These rates depend on the local morphology of the amorphous element, which is accounted for through the number of neighboringelementsthatarealsoamorphous. Consequently, very thin ‘peninsulas’ of amorphous materials embedded in a crystalline region recrystallize faster, since they are less stable than elements surrounded by amorphous materials.

The KMC log file now offers detailed atomistic information about activation levels, cluster distribution, interaction between particles, and events performed by the simulation.

Sentaurus Process allows for the averaging of multiple KMC statistically equivalent runs to reduce the statistical noise. When running the KMC simulation project under Sentaurus Workbench, these multiple runs can be executed in parallel.

In Figure 11, the black lines show experimental resultsofa1x1014,30 keVPimplantfollowed bya15-minute,800°Cannealing(blueline)[6]. Thegreenandredlinesinthetopfigurearethe resultofaKMCsimulationwiththedimensions 750 x 40 x 40 nm3. A less noisy simulation

0.04

 

 

1.0e+21

 

3.1e+20

0.06

9.8e+19

3.1e+19

 

 

9.6e+18

 

3.0e+18

Y[µm]

0.08

 

 

0.1

0.12

0.02

0.04

0.06

0.08

0.1

0.12

0.14

X [µm]

0.04

1.0e+21

 

0.05

3.1e+20

0.06

9.8e+19

3.1e+19

 

0.07

9.6e+18

3.0e+18

 

Y [µm]

0.08

0.09

 

0.1

0.11

0.12

0.13

 

 

 

 

 

 

0.02

0.04

0.06

0.08

0.1

0.12

0.14

X [µm]

Figure 10. Concentration of active arsenic under spacer and gate of a FET device; the stress applied (bottom figure) enhances As diffusivity.

can be obtained using the dimensions 750 x 200 x 160 nm3, that is, 20 times bigger. Unfortunately, such a simulation takes almost 20 times longer. A solution is to run 20 parallel simulations with the original size (40 x 40) and to average the results at the end, as shown in the bottom figure. The results are less noisy but still comparable to the large simulation, except that, given a 20-CPU cluster, the parallel solution is obtained approximately 20 times faster (45 minutes) than running the 750 x 200 x 160 nm3 simulation (14 hours 45 minutes).

1020 Sims_as_imp

Sims_diffuse

KMC_as_imp

KMC_diffuse

 

1019

 

 

 

 

 

[cm-3]

 

 

 

 

 

 

Concentration

1018

 

 

 

 

 

 

 

 

 

 

 

 

1017

 

 

 

 

 

 

1016

100

200

300

400

500

 

0

 

 

 

Depth [nm]

 

 

 

1020

 

 

 

Sims_as_imp

 

 

 

 

 

 

Sims_diffuse

 

 

 

 

 

 

KMC_as_imp

 

 

 

 

 

 

KMC_diffuse

 

 

1019

 

 

 

 

 

[cm-3]

 

 

 

 

 

 

Concentration

1018

 

 

 

 

 

 

 

 

 

 

 

 

1017

 

 

 

 

 

 

1016

100

200

300

400

500

 

0

 

 

 

Depth [nm]

 

 

Figure 11. Experimental results versus (top) one 750 x 40 x 40 nm3 KMC simulation and (bottom) the average of 20 750 x 40 x 40 nm3

KMC simulations; 1 x 1014, 30 keV P implant and 15-minute annealing at 800°C.

From Kinetic Monte Carlo Process Simulations to Device Simulation with Sentaurus Device

KMC simulations are gaining popularity as an alternative to continuum process simulations because highly sophisticated KMC models provide better predictability for nanometer transistor simulations. However, the results of a KMC simulation, which are the locations of discrete dopants (see Figure 12), are not

directlyusableinacontinuumdevicesimulator, such as Sentaurus Device. The full Coulombic potential associated with a discrete dopant is singular and can be problematic if included directly in a drift-diffusion device simulator such as Sentaurus Device. This issue is addressed by using a method that separates the potential into a short-range term and longrange term [7].

For inclusion in Sentaurus Device, only the long-range portion is used. (The short-range portion is responsible for short-range impurity scattering and is already implicitly included in the current continuity equations.)

Specifically, a localized charge distribution that represents the long-range contribution to the Coulombic potential is associated with each discrete dopant position. The union of these distributions for all discrete dopants is then used as the doping profile for device simulation with Sentaurus Device.

To illustrate this, Figure 12 shows the KMC simulation results for a 3D NMOS transistor. The blue points indicate dopant locations at the end of the KMC simulation. This structure with its discrete dopant information is then passed to Sentaurus Mesh for device mesh generation and computation of the full 3D doping profile using the long-range portion of the charge densities associated with the discrete dopants.

Figure 12. NMOS structure with discrete dopants resulting from a KMC simulation. Blue points indicate location of dopants (both n-type and p-type) at end of KMC simulation; physical gate length of device is 30 nm.

This structure is now ready for simulations with Sentaurus Device. Figure 13 shows the equilibrium electron concentration computed using the doping profile obtained from the results of the KMC process simulation.

Figure 13. Equilibrium electron concentration computed using doping profile obtained from results of a KMC process simulation.

Figure 14 shows three Id–Vg performance curves simulated by Sentaurus Device. Each curve corresponds to a KMC simulation using a different random number seed and, therefore, represents the equivalent of die-to-die variation due to random-doping fluctuations. The three individual devices have macroscopically identical geometries and were simulated assuming identical processing conditions, but they are microscopically different due to fluctuations of dopant from

device to device. Statistically, both the number ofdopantsandtheirlocationscanvaryfromone device to another. Figure 14 demonstrates the variations of device performance associated with such a phenomenon.

10-5

 

 

 

 

 

10-6

 

 

 

 

 

[A]

 

 

 

 

 

DrainCurrent

 

 

 

 

 

10-7

 

 

 

 

 

10-8

 

 

 

 

 

0

0.2

0.4

0.6

0.8

1

Gate Voltage [V]

Figure 14. IdVg performance curves of three NMOS devices (all devices are 50 nm wide).

New Mesh Parameterization Option in Sentaurus Process

Sentaurus Process Version Z-2007.03 introduces a new meshing algorithm called UseLines, which is optimized specifically for simulations of a set of devices with parameterized geometries.

An application example for this new feature is the simulation of the threshold voltage roll-off behavior of a given technology. For this task, a set of CMOS structures is created using the same process flow, but with different gate lengths.

ThedefaultalgorithmoftheSentaurusProcess meshing engine MGOALS first automatically identifies certain features in the geometry and then subdivides the structure with mesh lines until all user-specified mesh-spacing requirements are fulfilled. Consequently, the location of all mesh nodes along the surface may be different in two devices when, for example, the gate length is changed.

The UseLines feature allows for usercontrolled partitioning of the structure. By introducing a dividing line, for example near the gate edge, the bisectional algorithm operates (initially) separately in the gate area and source/drain area, ensuring that the mesh node locations in the source/drain areas remain mostly unchanged, even if the gate length is different.

Figure 15 illustrates this behavior for a simple rectangular structure. The two upper panels show the mesh in a rectangular region with a width of 1 unit. Eight mesh lines in the x- direction are uniformly distributed resulting in mesh spacing of 1/8 units. In the lower panels, the rectangle is stretched to a length of 1.207 units. Without activating the UseLines feature, MGOALS again creates eight uniformly distributed mesh lines in the x-direction, resulting in a mesh spacing of approximately 0.15 units. Note that all mesh node locations are different between the upper-left and lower-left panels.

In the lower-right panel, the UseLines feature is activated and a line at x=0 is introduced (shown as a thick blue line). In this case, the region between x=–0.5 and x=0 is not affected by the stretching and, in this region, the locations of all meshing nodes are preserved.

If a relatively coarse mesh is used, the numeric accuracy of the simulation results may be sensitive to the location of the mesh nodes, leading to fluctuations large enough to overshadow the trends to be investigated. Even with the default algorithm, the fluctuation level can be minimized by resolving the device more adequately; however, this mesh adjustment process may be time-consuming and tedious.

TCAD News March 2007

TCAD News

Default L=1.0

 

 

 

 

UseLines L=1.0

 

 

 

 

 

0

 

 

 

 

 

0

 

 

 

 

 

 

0.2

 

 

 

 

 

0.2

 

 

 

 

 

 

0.4

 

 

 

 

 

0.4

 

 

 

 

 

 

0.6

x=1/8

 

x=1/8

 

0.6

x=1/8

 

x=1/8

 

 

 

 

 

 

 

 

 

 

 

 

 

0.8

 

 

 

 

 

0.8

 

 

 

 

 

 

1

 

 

 

 

 

1

 

 

 

 

 

Figure 15.

-0.2

 

 

 

 

-0.2

 

 

 

 

Demonstration of

-0.4

0

0.2

0.4

0.6

-0.4

0

0.2

0.4

0.6

Default L=1.207

 

 

 

 

UseLines L=1.207

 

 

 

 

UseLines feature:

 

 

 

 

 

 

 

 

Mesh in a rectangular

0

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

region with a width of

0.2

 

 

 

 

 

0.2

 

 

 

 

 

1 unit (upper panels)

 

 

 

 

 

 

 

 

 

 

 

 

and 1.207 units (lower

0.4

 

 

 

 

 

0.4

 

 

 

 

 

panels) with eight

 

x=0.15

 

 

x=0.15

 

 

x=1/8

 

 

x=0.177

 

requested mesh lines in

0.6

 

 

 

0.6

 

 

 

x-direction. Left panels:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

default algorithm. Right

0.8

 

 

 

 

 

0.8

 

 

 

 

 

panels: UseLines

 

 

 

 

 

 

 

 

 

 

 

 

algorithm with an

1

-0.2

0

0.2

0.4

0.6

1

-0.2

0

0.2

0.4

0.6

additional user-defined

-0.4

-0.4

line at x=0 (blue line).

 

 

 

 

 

 

 

 

 

 

 

 

With the UseLines feature, users can limit the device-to-device result fluctuations even on relatively coarse meshes and, thereby, could obtain a meaningful trend analysis with fewer computational resources.

Figure 16 shows two NMOS structures with gate lengths of 0.1 µm and 0.15 µm. The line dividing the stretched channel area from the unchanged source/drain area is shown as green dashes. The locations of mesh nodes in the source/drain area and near the gate edges are preserved between the two structures. Note that the mesh is relatively coarse.

Figure 16. Comparison of mesh between (top) 0.1 µm and (bottom) 0.15 µm gate length NMOS devices. Structures are partitioned (green dashes). The meshing algorithm operates initially on each partition separately. Therefore, the meshes in the source/drain area and near the gate edges are the same in the two devices. Only the meshes in the stretched channel area differ. The simulation setup uses a relatively coarse mesh.

Figure 17 shows threshold voltage roll-off curves computed from a set of 15 NMOSFETs with gate lengths between 0.1 and 0.3 µm.

 

0.36

 

 

 

 

 

0.34

 

 

 

 

[V]

0.32

 

 

 

 

 

 

 

VtLin

 

Vt

 

 

 

 

 

 

 

VtSat

 

 

 

 

 

 

 

0.3

 

 

 

 

 

0.28

 

 

 

 

 

0.1

0.15

0.2

0.25

0.3

Gate Length [µm]

Figure 17. Threshold voltage roll-off characteristics of a set of NMOS devices simulated with UseLines feature.

Thenumericaccuracyofthethresholdvoltage, computed on the relatively coarse mesh, is approximately ±10 mV (or about 3%) and was determined by repeating the simulations with a much finer mesh.

Due to the preservation of the mesh node locations in the source/drain area and near the gate edges, the simulation results for device structures with different gate lengths all exhibit the same discretization errors. Therefore, the results can be used for a trend analysis even if the variation is less than or comparable to the numeric accuracy.

Meshing Advances

To address the continued need for robust, flexible, and fast mesh generation in TCAD, Synopsys recently introduced a new meshing engine, Sentaurus Mesh, with several new features implemented in this release.

The electrical characteristics of many modern devices are determined by the physical properties of material interfaces, with the attendant requirement for good mesh quality near these interfaces. To complement the existing boxand doping-based refinements, Sentaurus Mesh now offers interface-based refinements. Specified by selecting a material interface and a factor by which the spacing normal to the interface is to be multiplied, the refinement can be applied to one or both sides of the interface, and can be restricted to a window. The new Sentaurus Mesh capability is especially useful when dealing with curved interfaces and allows for creating optimal meshes for process and device simulation.

One example is the simulation of quantum corrections at gate dielectric–silicon interfaces.Theseinterfacescanbecurvednear the channel due to poly oxidation or recess formation. The interface refinements are a very efficient way to create meshes capable of capturing the physical effects in these types of device. Another example are power devices where to a large extent the characteristics of the transistor are determined by lightly doped areas close to curved interfaces and, in an LDMOS device, with a lightly doped drift area in contact with LOCOS. Figure 18 demonstrates the interface refinement in the drift and channel area, clearly outlining the silicon–oxide interface refinements in addition to the ones specified in boxes.

The definition of analytic profiles has also been extended and now allows for the specification of a single profile along multisegment geometries in Sentaurus Mesh. These geometries are multiline curves in 2D and multiplane surfaces in 3D. The feature is useful for process emulation of analytic implantation or for specifying analytic profiles along curved interfaces.

The capabilities of geometric operations with 2D submeshes incorporated into 3D structures are also extended in Version Z-2007.03. In addition to rotation, shift, and

Figure 18. Plot of doping concentration and mesh in n-LDMOS device; only lightly doped drift region and channel area are shown.

reflection, the following operations are added: sweep along the normal to the submesh plane, sweep along a vector, sweep along a polygon path, and rotation around an axis placed at a certain point with arbitrary direction.

These operations allow the creation of more general 3D devices than previously possible. They also complement similar capabilities in Sentaurus Structure Editor.

Anisotropic Density Gradient for Modeling Quantum-Mechanical Effects

As the miniaturization of devices reaches nanoscale levels, the proper modeling of increasingly prominent quantum effects in thin layers becomes paramount to the prediction of electronic devices’electrical behavior using multidimensional simulations. Progressively thinner gate insulators have led to significant quantum confinement in the channel of field effect transistors (FETs) as well as to direct tunneling of carriers across the insulator stack. Moreover, off-state currents must be accurately modeled as the gate length also shrinks.

The density gradient (DG) macroscopic approach to modeling quantum-mechanical phenomena in electronic devices has been frequently used due to its easy adaptation to existing drift-diffusion and hydrodynamic transport formulation employed in simulation tools such as Sentaurus Device, as well as to its ability to account for three-dimensional effects. Although DG represents a simple approximation to quantum-mechanical corrections, it has been shown to describe quantum confinement accurately enough when compared with a more rigorous, 1D Poisson–Schrödinger (PS) approach also available in Sentaurus Device. DG has also been applied to the simulation of quantummechanical tunneling across gate insulators and source-to-drain in ultrashort FETs.

Until now, DG implementations in Sentaurus Device used a scalar coefficient for gauging the DG dependency. In Sentaurus Device, this coefficient includes the ratio of a fitting factor, g, and the density-of-states effective mass, m. It can be shown from theoretical derivations that g = Cm/mz where mz represents the quantization mass and C is a coefficient that depends on state occupancy. In the hightemperature limit, with broad state occupancy C → 1, while for the low-temperature limit or if one state dominates, C → 3. However, individual silicon conduction band valleys are anisotropic and, therefore, different quantization length scales result for different spatial directions whenever the valleys of the conduction band minima are occupied unevenly.

The newly implemented model in Sentaurus Device introduces a symmetric matrix α to the DG equation:

Λ = − 6hmγ . αnn

wherenistheelectrondensity.Theeigenvalues of α provide the new multiplication fitting factors. For devices aligned to the main axes, α is diagonal with αxx, αyy, and αzz, which represent multiplication factors along the x-, y-, and z-axis, respectively.

The implemented extension allows for more accurate modeling of strained devices or structures where quantization along two perpendicular axes becomes important, as long as quantization for one of those axes is predominant. That is the case for ultrashort, double-gate FETs or FinFETs that are natural candidates for scaling CMOS technology beyond 20 nm in gate length. Quantum confinement effects, already significant in bulk metal–oxide–semiconductor (MOS) devices, are exacerbated in thin fins.

Simulations were performed with Sentaurus Device to investigate the need for anisotropy in the DG model. Initially, a 2D double-gate structure was created with Sentaurus Structure Editor. The direction perpendicular to the silicon–oxide interfaces was assumed to be oriented along [010].

The channel silicon slab was fixed at 8 nm, doped with NA = 4 × 1018 cm–3, and 1.6-nm

thick gate oxides were placed on the top and bottom. The gate electrodes were assumed to have a mid-bandgap workfunction. This can be thought of as being the channel region of a long and tall FinFET.

Capturing proper penetration of carrier distribution in the source/channel and drain/ channel junction barriers determines correct potential profiles and, therefore, for example, accurate thermionic emission that normally contributes significantly to leakage current. Therefore, it is important to model the carrier density penetration into the channel barrier correctly.

A second simple, 1D, silicon planar diode structure was created with Sentaurus StructureEditor,withND =2×1020 cm–3 and NA = 4 × 1018 cm–3 resembling the source/ channel junction in a [100] channel–oriented FinFET.

Figure 19 compares electron-density profiles penetrating the junction potential barrier using the 1D PS and DG models. The isotropic DG model produces a fairly good match to the profile predicted by the more rigorous 1D PS approach. The electron-density profile from a classical simulation is plotted also, evidencing the need for multidimensional quantum corrections in ultrashort devices.

1020

1019

[cm-3]

n

1018

PS (default)

DG (default, isotropic)

Classical

10170

1

2

3

4

5

Distance [nm]

Figure 19. Comparison of electron-density profiles penetrating the junction potential barrier predicted by 1D PS model (black squares) and DG model

with αxx=1 (blue line). The classical electron density is shown as a reference.

The good match produced by the isotropic DG model may be surprising at first, since it would be expected that the quantum penetration scale should be governed by a quantization mass, mx , with contributions from all six valleys, including four valleys where the quantization mass is the small transversal mass, mt. However, the wide occupation of all six conduction band valleys also implies that C → 1 and, therefore, a γ three times smaller than the default value should be used. Since γ and mx enter the DG equation as the ratio γ/mx , the reduction of mx and γ together keeps the ratio approximately constant.

 

TCAD News March 2007

TCAD News

The scenario changes in ultrathin layers or in strained silicon where the occupation of energy band extremes does not average out, since the minima or maxima are split. Considering that the band extremes in silicon are anisotropic, uneven occupation dictates the use of anisotropic DG coefficients. If significant splitting of band minima occurs due to quantum confinement in ultrathin layers, for example in a [100]-oriented FinFET, the quantization mass for the confinement effect along [010] will be dominated by ml , while the carrier density penetration parallel to the channel–insulator interface will be governed by mt .

New simulations were run with the PS model with a modified ladder to emulate significant band splitting, with the valleys along [010] dominating occupancy.

This allows us to estimate the upper limit for the degree of anisotropy required in the DG model. Figure 20 compares electron-density profiles penetrating the same junction barrier as that of Figure 19. The black squares represent the result from the PS simulation with default parameters as a reference.

1020

 

1019

 

 

 

 

 

 

-3]

 

 

 

 

 

 

 

[cmn

1018

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PS (default)

 

 

 

 

1017

 

PS (new ladder)

 

 

 

 

DG (αxx = 3)

 

 

 

 

 

 

 

 

 

 

1016

1

2

3

4

5

6

 

0

Distance [nm]

Figure 20. Comparison of electron-density profiles penetrating the junction potential barrier predicted by 1D PS with default parameters (black squares), with the 1D PS and a modified ladder to emulate extreme quantization in a FinFET (red circles), and DG model with αxx = 3 (blue line).

The red-line profile was obtained with a single ladder formed by the valleys along the [010] direction, with mt as the quantization mass. An αxx = 3.0 in the DG model is required to obtain a reasonable match to the simulation with PS and the modified ladder. Subsequent simulations computed Id–Vd characteristics for a 2D double-gate MOS device in its offstate, that is, Vgs = 0 V.

It was assumed that the channel was oriented along the [100] direction and gates were parallel to the [010] direction. All simulations included the DG model with hydrodynamic transport equations.

The intention was to assess the importance of the anisotropic coefficients in the leakage current. Simulations were run for the isotropic case and for αyy = 1.0 and αxx = 3.0. In the latter, we set αyy = 1.0 since quantization in the direction perpendicular to the channel interfaces is dominated by the longitudinal mass, and we set αxx = 3.0 to match the PS simulation with the modified ladder for electron penetration into the channel barrier. The source and drain were doped

with N

D

= 2 × 1020 cm–3 on

top of

an

NA = 4 × 1018 cm–3 uniformly doped silicon

slab. A Gaussian decay was

assumed

for

source/drain junctions resulting in an effective channel length approximately 1 nm smaller than the Lg = 12 nm gate length.

Identical oxides and gate electrode characteristics as in the initial double-gate structure were used in the full device. Figure 21 plots Id versus Vd for Vgs = 0 V and forαxx = 1.0and3.0,aswellasthesamecurve from a simulation without quantum correction. A significant increase in the leakage current is predicted with the quantum correction using

DG and increasing values for αxx. The simulated leakage current is composed of increases in both thermionic emission and tunneling components.

Sentaurus Device provides a fitting parameter

that can be thought of as the mobility, µTunnel, applied only to excess electrons due to

quantum-mechanical barrier penetration compared to the classical carrier density.

Although µTunnel was not calibrated here, it can be calibrated by comparing simulations

with DG to others including more accurate approaches for computing tunneling currents, also available in Sentaurus Device, where tunneling probabilities are assessed using the semiclassical Wentzel–Kramers–Brillouin (WKB) approximation or from the solution of the Schrödinger equation.

250

DG (αxx = 3.0)

200 DG (αxx = 1.0)

Classical

m]

150

[nA/

 

d 100

I

 

 

50

00

0.2

0.4

0.6

0.8

1

Vd [V]

Figure 21. Id versus Vd curves for αyy = 1.0 and

two different values of αxx: 1.0 and 3.0. The same simulation without quantum correction using DG is shown as a reference.

Modeling Spatially Nonuniform Stress Effects with Sentaurus Device Monte Carlo

Stress engineering in semiconductor devices offers a low-cost technique to improve their characteristics and is widely used in modern MOSFET technology.

The stress fields in semiconductor devices are typically spatially nonuniform. However, most Monte Carlo simulation tools so far were limited to account only for spatially uniform stress. With Sentaurus Device Monte Carlo Version Z-2007.03, this limitation is lifted.

Thisnewfeaturesupports<100>-typeuniaxial spatially nonuniform stress and is based on localstress-dependentinterpolationsbetween electronic band structures calculated for different stress levels.

This simulator is fully integrated in the Sentaurus tool suite. The seamless interface of Sentaurus MOCA with other tools offers users the possibility to use the simulation flow described below.

The processing of the device structure with resulting dopings and stress fields is simulated using Sentaurus Process. Then, Sentaurus Structure Editor and Sentaurus Mesh remesh the structure as required by Sentaurus MOCA. Finally, Sentaurus MOCA calculates the electrical current in the device for a given bias.

Sentaurus MOCA requires a tensor mesh; therefore, the nonrectangular and nonplanar regions of the structure are automatically transformed into a Manhattan-type geometry. This structure is read by Sentaurus MOCA.

The ensemble Monte Carlo simulation begins with a randomly chosen initial state. The calculationevolvestoaself-consistentsteady- state solution for the given bias conditions. Figure 22 depicts this time evolution of the drain current for different uniaxial stress fields applied along the channel at the same gate and drain biases of 1.25 V. One of the respective stress fields is shown in Figure 23. The simulation shows that tensile stress along the channel of the NMOSFET increases the electron mobility and the drain current.

 

0.0026

 

 

0.0024

 

[A/µm]

0.0022

 

 

 

Current

0.002

 

 

 

Drain

0.0018

 

 

 

 

0.0016

 

 

0.0014

 

 

0

10-11

Time [s]

Figure 22. Evolution of drain current for three different magnitudes of stress. The blue line corresponds to the stress depicted in Figure 23. For the red line, the magnitude of the stress field is reduced by a factor of two. The black line corresponds to unstressed silicon. Applied bias is Vg=Vd=1.25 V for all curves.

Figure 24. Partitioning of 2D mesh into five parts for parallel matrix assembly of a MOS transistor.

Figure 23. Tensile stress field in channel region of

Figure 25. Partitioning of 3D mesh for the parallel

considered NMOSFET device. The shown stress

matrix assembly of a 3D STI MOSFET into 100

field is used to compute the results shown as the

parts.

 

 

 

 

blue curve in Figure 22.

 

 

 

 

 

 

 

Table 1. Speedup factors for different numbers of threads.

 

 

 

 

 

 

 

 

 

 

 

 

 

Number of Threads

1

2

3

4

5

6

7

8

 

 

 

 

 

 

 

 

 

Speedup

1.00

1.56

2.10

2.64

2.92

3.24

3.48

3.60

 

 

 

 

 

 

 

 

 

Parallelization in Sentaurus

With Sentaurus Version Z-2007.03, TCAD users can benefit from the high-performance multicore servers built on the latest 64-bit AMD Opteron and Intel Xeon processors.

For sparse linear systems, one of the most time-consuming parts in TCAD simulations, both Sentaurus Device and Sentaurus Process provide parallel direct and iterative solvers. The direct solver PARDISO and the preconditioned iterative solver ILS are implemented using OpenMP multithreading. Both are based on efficient reordering and numeric algorithms for better sparsity, stability, speed, and parallel scalability. In this release, both types of solver are improved and adapted to multicore platforms.

In addition, new parallel iterative stress solvers have been implemented in Sentaurus Process to improve both speed and robustness in simulations with mechanics.

In Sentaurus Device, some models such as mobility and avalanche models have been already parallelized by using the Pthread library. In Version Z-2007.03, the matrix assembly has been parallelized based on a mesh-partitioning algorithm. Each part of the mesh (subregion) contains approximately the same number of elements, and its assembly can proceed independently of other parts. To achieve good load-balancing, Sentaurus Device computes a very large number of parts compared to the number of processors.

Figure 24 shows the partitioning of a 2D mesh (4075 grid points) into five parts (approximately 800 grid points each) for

a MOS transistor. Figure 25 shows the partitioning of a 3D mesh (89 377 grid points) for a 3D STI MOSFET into 100 parts.

To investigate the parallel performance of Sentaurus Device, a set of benchmark tests was performed on AMD Opteron and Intel Xeon platforms.

For a representative example of the 3D STI MOSFET (see Figure 25), Table 1 lists the speedup factors observed in Sentaurus Device for a simulation using the two-carrier drift-diffusion transport model (self-consistent solution of the Poisson, electron, and hole equations).

References

[1]T. Ghani et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors,” in IEDM Technical Digest, Washington, DC, USA, pp. 978–980, December 2003.

[2]M. Diebel and S. T. Dunham, Ab-initio Calculations to Predict Stress Effects on Defects and Diffusion in Silicon,”in International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Boston, MA, USA, pp. 147–150, September 2003.

[3]W. Windl et al., “Predictive Process Simulation and StressMediated Diffusion in Silicon,” Computing in Science & Engineering, vol. 3, no. 4, pp. 92–95, 2001.

[4]K. V. Loiko et al., “Multi-Layer Model for Stressor Film Deposition,” in International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Monterey, CA, USA, September 2006.

[5]“Sentaurus: A New Generation TCAD Simulation Platform,” TCAD News, October 2005.

[6]H. S. Chao et al., “Species and dose dependence of ion implantation damage induced transient enhanced diffusion,” Journal of Applied Physics, vol. 79, no. 5, pp. 2352–2363, 1996.

[7]N. Sano et al., “On discrete random dopant modeling in driftdiffusion simulations: physical meaning of ‘atomistic’ dopants,” Microelectronics Reliability, vol. 42, no. 2, pp. 189–199, 2002.

TCAD News March 2007

 

TCAD News

Features and Enhancements in TSUPREM-4 Version Z-2007.03

TSUPREM-4 Version Z-2007.03 includes significant new models for simulating dopant-vacancy clusters, the effect of stress on dopant-defect pair diffusion, and gradient-doped epitaxy and deposition. Other enhancements include increased flexibility in usingimplantdamagemodelsandininitializing variables in the User-Specified Equation Interface (USEIT). Usability enhancements include automatic tuning for optimal selection of numeric models and automatic save at abnormal stops.

Dopant-Vacancy Clustering: The Importance of Dopant-Defect Clusters

To achieve the stringent ultrashallow junction depth and low sheet resistance requirements of source and drain extensions (SDEs) in advanced CMOS technologies, process engineers have increasingly resorted to low thermal budget processing techniques. With these techniques, characterized by short-time transients and non-equilibrium behavior, clustering phenomena have become critical in simulating both dopant diffusion and activation. With respect to dopant-defect clustering, TSUPREM-4 previously allowed for the formation and evolution of dopantinterstitial clusters. With this release, dopantvacancy clusters can now be treated as well.

The technological importance of dopantvacancy clusters is well illustrated in the case of arsenic. Widely used in SDE regions in CMOS and emitter regions in bipolar processes, arsenic can achieve high doping concentrations up to about 1 x 1021 cm–3. Yet during subsequent thermal processing, substantial deactivation has been observed, even at temperatures as low as 400°C [1].

The deactivation mechanism has been linked to the formation of arsenic-vacancy clusters. Density functional theory (DFT) studies have pointed to several AsnVm clusters as energetically favorable in view of low formation energies [2]. Other researchers have shown that such clusters can trap a considerable number of conduction band electrons, thereby providing a direct link to reduced activation [3]. From a dynamic point of view, low interstitial-vacancy recombination barriers suggest that over time these AsnVm clusters can dissolve into vacancy-free As clusters or As-interstitial complexes if the free interstitial concentration is sufficiently high to feed I–V recombination.

Modeling Full Dynamics of DopantDefect Clusters

TheTSUPREM-4modelsfordopantactivation comprise four physical mechanisms: solid solubility, dopant clustering, dopant-defect clusters, and small dopant-defect clusters. The activation model ACT.FULL accounts for all of these mechanisms; DDC.FULL goes further by also specifying the full dynamics of dopant-defect clustering.

Within the framework of ACT.FULL, this release extends the previous formulation by allowing the definition of dopant-vacancy clusters. There are built-in solutions for dopant-vacancy clusters containing boron, phosphorus, arsenic, and antimony. However, users can define new solutions, for example, carbon-vacancy clusters.

The DDC.FULL model has been extended to account for the reactions with vacancies or dopant-vacancy pairs. In an earlier version, the DDC.FULL model described the full dynamics of dopant-defect clustering associated with interstitials or dopant-interstitial pairs. The solution for new dopant-defect clusters is defined in the IMPURITY statement.

In earlier versions, the PAIR.EQU method for automatic transition from the five-stream to three-stream diffusion model (PD.FULL) was not allowed with the DDC.FULL model

because it required the solution of the dopantdefect pairing equations. This restriction has been removed, and PAIR.EQU can be used with the DDC.FULL model.

Since the reactions involved in full dynamic dopant-defect clustering include the reaction withdopant-defectpairs,thetransientbehavior of dopant-defect pairing must be coupled with the clustering equation. This is the reason why earlier versions required PD.5STR to simulate the DDC.FULL model. However, when the pairing reaction is much faster than the clustering reaction, local equilibrium for dopant-defect pairing can be assumed so as to simulate the DDC.FULL model with PD.FULL. In such a case, the point-defect equations are modified accordingly.

Pressure Dependence of Dopant-Defect Pair Migration and Formation Energies

The formation and migration energies of point defects and dopant-defect pairs are stress dependent, resulting in modifications to equilibrium concentrations and diffusivities. Previously, a model accounting for the stress dependence of point-defect intrinsic equilibrium concentration was introduced. In this release, the pressure dependence of dopant-defect pair formation and migration energy is now taken into account. The model for the migration energy is invoked by switching on the ST.DIFF parameter in the METHOD statement, whereas the formation energy model is invoked by switching on the ST.ALPHA parameter in the METHOD statement. When the ST.ALPHA parameter is switched on, the flux equation of the pair diffusion includes the flux due to spatial variation of the pressure:

pVALPHAM

 

M

 

M

VALPHAM

Jm = exp (

kT

(Dmk, p = 0 (

(

 

(

 

 

kT

∆p(

αm

αm

pVALPHAN

 

N

 

N

VALPHAN

Jn = exp (

kT

(Dnk, p = 0 (

(

 

(

 

 

kT

∆p(

αn

αn

The default value for VALPHAM and VALPHAN is zero. Setting them to negative values will result in diffusion enhancement under compressive stress.

Ion Implantation Enhancements

Following an amorphizing implant, the boundary between the amorphous and crystalline regions is determined by comparing the implant damage concentration to the MAX.DAM parameter value. After regrowth, the interstitial concentration in the regrowth region is set to its equilibrium value. This can lead to steep gradients in the interstitial concentration across the boundaries of the regrowth region. Since transient-enhanced diffusion is very sensitive to the overall interstitial concentration, TSUPREM-4 now offers a mechanism to increase mesh density near the boundary for increased accuracy. Unlike adaptive gridding involving other solution variables that use absolute and relative errors based on the solution values, the adaptive gridding for implantation damage is performed on a transformation of the damage profile of the form:

s = 1 + tanh[DAM.GRAD x In(D0/MAX.DAM)]

Then, mesh density is defined by the METHOD statement parameters ABS.ADAP and REL. ADAP, operating on s computed as above, and is switched on with the Boolean parameter DAM.ADAP. Figure 1 shows the usefulness

of this type of adaptive gridding for a 20 keV Ge PAI of dose 1 x 1015 cm–2. The fine

mesh surrounding the amorphous–crystalline boundary is essential to resolving the sharp point-defect gradients, resulting in more accurate simulations.

The analytic implant damage model in TSUPREM-4 is based on the work of Hobler and Selberherr [4]. The model approximates the damage profiles with combinations of

-0.15

-0.1

-0.05

0

0.05

 

 

 

 

 

 

 

 

 

 

 

 

 

Germanium

 

 

 

 

 

 

 

 

 

 

 

Log |x| [cm-3]

 

 

 

 

 

 

 

 

 

 

0.1

20.73

 

 

 

 

 

 

 

 

 

 

 

20

 

 

 

 

 

 

 

 

 

 

Figure 1. Automatic adaptive

 

18

 

 

 

 

 

 

 

 

 

 

0.15

16

 

 

 

 

 

 

 

 

 

 

gridding after recrystallization

14

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

of amorphous region. The fine

 

12

 

 

 

 

 

 

 

 

 

 

 

10

 

 

 

 

 

 

 

 

 

 

grid surrounding the amorphous

0.2

8

 

 

 

 

 

 

 

 

 

 

 

6

 

 

 

 

 

 

 

 

 

 

region allows better resolution of

 

 

 

 

 

 

 

 

 

 

 

 

 

5

 

 

 

 

 

 

 

 

 

 

point defects and, consequently,

0.25

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

more accurate diffusion

 

 

 

 

 

 

 

 

 

 

 

 

0.34

0.38

0.42

0.46

0.5

0.54

0.58

0.62

0.66

0.7

0.74

0.78

simulations.

Gaussian and exponential tail functions, and has been fitted to Monte Carlo simulations of damage profiles. Moreover, the implant damage model has been extended to allow the lateral spread of the damage profile to be different from the vertical spread and to vary linearly with depth. Now users can modify the parameters of the implant damage model in the MOMENT statement or in a table contained in a file.

When the analytic implant damage model of Hobler and Selberherr [4] is used, the interstitial and vacancy profiles coincide. In reality, the interstitial and vacancy profiles are slightly shifted because most displaced lattice atoms are knocked forward, while a few are scattered out of the structure entirely as seen in more detailed Monte Carlo simulations. Although the effect is relatively minor, some simulations may require the added flexibility of controlling implant damage profiles calculated analytically. To accommodate this need, new parameters have been added to the IMPLANT command to allow vertical and lateral shifting of interstitial and vacancy profiles relative to each other and to implanted dopant atoms. This capability is shown in Figure 2 where the interstitial profile is shifted 100 A deeper with respect to the vacancy profile.

Dopant-Dependent Diffusion and Reaction of Oxidants

Adding small percentages of chlorine or fluorine during thermal oxidation of silicon can improve the quality and device characteristics of the resulting SiO2. The introduction of chlorine during silicon oxidation has been associated with a reduction of mobile charges and defects, increased breakdown strength, and higher minority carrier mobility in the underlying silicon [5]. Whereas fluorine contributes to a reduction of oxidationinduced stacking faults, a retardation of boron diffusion, and higher tolerance to ionizing radiation [6]. Under these conditions, the oxidation rate typically increases. With this release, users can define multiplicative factors for the diffusivity and reaction rates of oxidants. This feature is only applicable to the VISCOEL oxidation model.

Gradient-Doped Epitaxial Growth and Deposition

For many years, semiconductor devices have used nonuniformly doped epitaxial layers whenever the required graded doping characteristic cannot be achieved with ion implantation. More recently, UHV-CVD growth of high-quality SiGe films, which initially enabled SiGe HBT technologies and has spurred strained-silicon CMOS, opened the possibility of device structures with graded Ge mole fractions. New parameters added to the DEPOSITION and EPITAXY statements in TSUPREM-4 allow users to define impurity gradients with linear, logarithmic, or arbitrary profiles. The parameter IB.CONC specifies

 

21

 

 

 

 

 

 

 

20

 

 

 

 

 

 

 

19

 

 

 

 

 

 

(boron)

18

 

 

Interstitial Profile

 

 

log10

 

 

 

 

 

Vacancy Profile

 

 

 

 

 

 

 

 

 

 

 

17

 

 

 

 

 

 

 

16

 

 

 

 

 

 

 

15

 

 

 

 

 

 

 

0.00

0.05

0.10

0.15

0.20

0.25

0.30

 

 

 

 

Distance [ m]

 

 

 

Figure 2. Shift of interstitial profile by 100 A with respect to vacancy profile.

the impurity concentration at the bottom of the deposited (or grown) layer. The parameter IT.CONC (renamed from I.CONC in earlier versions) specifies the impurity concentration at the top of the layer. By default, the impurity concentration is linearly graded – the flag LOG.GRAD varies the impurity concentration logarithmically. A third alternative is to define an arbitrary profile using the string I.PROFIL, a string that defines an equation specifying the concentration as a function of the fraction of total layer thickness (or epitaxy time).

Figure 3 illustrates the various elements of the new model. An oxide layer is deposited on silicon and patterned to function as an etch mask. Following the etching, an epitaxial layer is grown. Polysilicon and silicon are grown on the exposed oxide and silicon surfaces, respectively. During epitaxial growth, the boron concentration is graded linearly.

Improved STRESS Statement

The STRESS statement updates only the stress values by solving the stress equations without affecting the values of other solutions. Therefore, the temperature at which stress values are calculated must be differentiated from the diffusion temperature allowing, for example, the computing of the stress at a lower temperature than that used for diffusion. An application of this mechanism is the computation of stress relaxation, which can be accomplished simply with the command

STRESS RELAX.

Strained Epitaxial Growth

As in the DEPOSIT command, switching on the new Boolean parameter STRAINED in the EPITAXY command assigns dopantinduced mismatch strain to the epitaxy layer. The mismatch strain calculation requires switching on the VISCOEL and ST.HIST models in the METHOD command. Unlike the DEPOSIT command, which relaxes stress at the end of the process, the diffusion and stress equations are solved during epitaxial growth on the EPITAXY command. Therefore, the final stress distribution from the EPITAXY command is different from that of the DEPOSIT command.

TCAD News March 2007

TCAD News

 

 

 

 

 

 

 

 

 

 

 

Boron

 

 

 

 

 

 

 

 

 

 

 

 

Log |x| [cm-3]

 

-0.3

 

 

 

 

 

-0.3

 

 

 

 

15

 

 

 

 

 

 

 

 

 

 

 

 

14.8

 

 

 

 

 

 

 

 

 

 

 

 

14.66

 

-0.2

 

 

 

 

 

-0.2

 

 

 

 

14.52

 

 

 

 

 

 

 

 

 

 

14.38

 

 

 

 

 

 

 

 

 

 

 

 

14.24

 

 

 

 

 

 

 

 

 

 

 

 

14.1

 

-0.1

 

 

 

 

 

-0.1

 

 

 

 

14

 

 

 

 

 

 

 

 

 

 

 

Figure 3. Epitaxially grown

 

 

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

00

 

 

 

 

 

polysilicon and silicon with

 

 

 

 

 

 

 

 

 

 

 

 

linearly graded boron profile.

0.1

 

 

 

 

 

0.1

 

 

 

 

 

(Left) The material regions are

 

 

 

 

 

0.1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

shown: polysilicon (red) is

0.2

 

 

 

 

 

0.20.2

 

 

 

 

 

grown on the oxide surfaces,

0.3

 

 

 

 

 

0.3

 

 

 

 

 

whereas silicon (green) is grown

 

 

 

 

 

 

 

 

 

 

epitaxially on the underlying

 

 

 

 

 

 

 

 

 

 

 

 

0.4

 

 

 

 

 

0.4

 

 

 

 

 

silicon. (Right) Boron doping

 

 

 

 

 

 

 

 

 

 

contours in the polysilicon and

 

 

 

 

 

 

 

 

 

 

 

 

0.2

0.3

0.4

0.5

0.6

0.7

0.2

0.3

0.4

0.5

0.6

0.7

silicon regions.

Enhancements to USEIT

The USEIT capability in TSUPREM-4 helps users to develop and evaluate their own process models quickly. This section introduces new capabilities that extend the functionality and flexibility of USEIT.

For solutions (for example, clusters) not introduced by external sources (such as implantation, predeposition, or epitaxy), the solution variable must be initialized before solving the partial differential equations. Traditionally, the way to do this is using the

INITIAL parameter in the EQUATION statement. The INITIAL expression is always used to initialize a solution at the end of the amorphous regrowth in the first diffusion following an implant or at the beginning of an epitaxial growth step. The new parameter

IMPL.INI in the EQUATION statement enables users to define the expression for the solution initialization at implant, including initialization of point-defect solutions.

Moreover, the new parameter EXPRESS has been added to the PROFILE statement, which enables users to reset a solution as needed. Users can reset a solution within a specific box region by setting X.MIN, X.MAX, Y.MIN, and Y.MAX, and multiple solutions can be reset at once.

In earlier versions, the ACTIVE parameter in the IMPURITY statement was used to calculate the transient dopant active concentration as well as the equilibrium active concentration. With this release, the ACTIVE parameter is used only for calculating the active concentration in the transient state. The

new parameter EQACTIVE in the IMPURITY statement defines the expression to calculate the equilibrium active concentration.

Within the USEIT framework, the INTERMED statement is often used since it allows for the simplification of complicated expressions. The expression defined in INTERMED is evaluated by call-by-reference, that is, it passes the memory address of the variable, not its actual value. The new parameter FIXNOW in the INTERMED statement snapshots and fixes the current value. Conversely, the new parameter UNFIXNOW reverts to the default condition. In addition, the new parameters SCOPE and

ENDSCOPE in the INTERMED statement specify the scope range within which the intermediates are applied. The scopes can be hierarchically nested.

Usability and Robustness

As simulation complexity increases, it becomes more critical for users to select optimal numeric parameters to save simulation time and improve convergence. However, with this added complexity comes the need to understand in detail the underlying numeric algorithms, a task well beyond process engineering and too specialized for most users. With this feature, parameter values are automaticallytunedasneeded,therebyfreeing users from the burdens of understanding the workings of numeric algorithms. Because this feature selects optimal settings, it typically saves simulation time. It is switched

on by default and is invoked with METHOD M.AUTO.

When a simulation stops abnormally because of a syntax error, an internal fatal error, or Ctrl+C, the AUTOSAVE mode stores the simulation result before the accidental event, so that users can continue the simulation after fixing the error without rerunning the whole simulation. The AUTOSAVE mode is specified in the OPTION statement and is switched off by default (OPTION AUTOSAVE=0). OPTION AUTOSAVE=1 saves the last state for CPUintensive processes such as DIFFUSE or

EPITAXY, while OPTION AUTOSAVE=2 also covers the steps STRUCTURE, ETCH,

DEPOSIT, DEVELOP, EXPOSE, PROFILE, and STRESS.

References

[1]M. Ramamoorthy and S. T. Pantelides, “Complex Dynamical Phenomena in Heavily Arsenic Doped Silicon,” Physical Review Letters, vol. 76, no. 25, pp. 4753–4756, 1996.

[2]S. A. Harrison, T. F. Edgar, and G. S. Hwang, “Interaction between interstitials and arsenic-vacancy complexes in crystalline silicon,” Applied Physics Letters, vol. 85, no. 21, pp. 4935–4937, 2004.

[3]D. C. Mueller, E. Alonso, and W. Fichtner, “Arsenic deactivation in Si: Electronic structure and charge states in vacancy-impurity clusters,” Physical Review B, vol. 68, no. 4, p. 045208, 2003.

[4]G. Hobler and S. Selberherr, “Two-Dimensional Modeling of Ion Implantation Induced Point Defects,” IEEE Transactions on Computer-Aided Design, vol. 7, no. 2, pp. 174–180, 1988.

[5]S. Wolf and R. N. Tauber, Silicon Processing for the VLSI Era, vol. 1, Sunset Beach, California: Lattice Press, 1986.

[6]U. S. Kim et al., “The Effect of Fluorine Additions to the Oxidation of Silicon,” Journal of the Electrochemical Society, vol. 137, no. 7, pp. 2291–2296, 1990.

Enhancements in Medici and Davinci Version Z-2007.03

The latest release of the device simulation programs Medici (2D) and Davinci (3D) provide new capabilities for improved accuracy, analysis, and ease of use.

Accurate Low-Level Currents

Medici and Davinci now use a technique for assembling current densities that can greatly improve low-level current accuracy. This is important to analyze accurately lowlevel current phenomena in semiconductor devices, for example, subthreshold currents in MOSFETs and low-level current gain in bipolar devices. The technique is called the quasiFermi Newton edge delta (QFNED) scheme andisusedbydefaultwhenobtainingsolutions with the Newton method. For situations where the technique is applicable, the improvement in both terminal current accuracy and in current densities within the device can be very

dramatic. It is not uncommon, for example, to resolve current levels as low as 10–25 A.

Figure 1 shows terminal current values versus gate voltage for a MOSFET. The I–V curves calculated with the QFNED technique show excellent resolution of the low-level currents, compared to the noisy I–V curves calculated when QFNED is not used. The smooth flowline plot reflects the accurate low-level current densities that are obtained when using the QFNED technique.

Mixed-Mode Enhancements

The mixed-mode capabilities of Medici and Davinci have been enhanced to support the UC Berkeley BSIM4 model. In addition, CALL files can now be used in circuit mode. CALL files allow input statements stored in a file to be loaded into another input file. This can be used, for example, to load files containing long lists of compact model parameters into a mixed-mode simulation input file.

Miscellaneous Enhancements

Newstructurecreation–relatedenhancements available in both Medici and Davinci include the ability to specify a scale factor for profiles read from files, and two new ABC meshing options. Medici also includes several new

N-Channel MOSFET Example

 

-5

With QFNED

 

 

V(drain) = 0.05 V

 

 

 

I(drain)

 

 

 

 

 

 

 

 

I(source)

 

 

 

 

 

 

 

I(substrate)

 

 

 

 

 

 

 

-10

 

 

 

 

 

 

 

[A/µm]

 

 

 

 

 

 

 

 

log(Current)

-15

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

-20

 

 

 

 

 

 

 

 

 

 

 

 

 

Without QFNED

 

 

-25

-1.25

-1.00

-0.75

-0.50

-0.25

0

0.25

 

-1.50

 

 

 

 

V(gate) [V]

 

 

 

plotting and extraction capabilities related to analysis when using the nonlocal band-to- band tunneling model. In addition, Davinci now supports the Universal Mobility Model (UNIMOB), which previously was only available in Medici.

Flowlines with QFNED

-0.1

0

0.1

0.2

0.3

V[drain] = 0.05

0.4V[gate] = -1.5

0.5

-0.3

-0.2

-0.1

0

0.1

0.2

0.3

Figure 1. Demonstration of improved low-level currents with the QFNED technique.

Introduction to Extreme Ultraviolet (EUV) Lithography Simulation

Since 1965, progress in semiconductor technology has followed the now ubiquitously quoted Moore’s Law (“The number of transistors on a semiconductor chip doubles every two years.”). Since then, Moore’s Law has not only described the evolution in semiconductor technology, but also served as aroadmapforintegrateddevicemanufacturers and their production tool suppliers, both of which are reflected in the International Technology Roadmap for Semiconductors

(ITRS).

To achieve the goals outlined

in the

ITRS, manufacturing technologies

such

as photolithography must enable a 30% decrease in the size of the printed pattern with each generation or node. The minimum feature size in the underlying imaging process is governed by:

RES = k1λ/NA

where RES is the half pitch of a lines/spaces pattern to be resolved, λ is the exposure wavelength of the light source, NA is the numerical aperture, and k1 is a factor that accounts for the complexity of the image formation process.

Smaller feature sizes can be imaged by either reducing the wavelength or increasing the numerical aperture (NA). Both approaches have been used. Over the years, the wavelength used by leading-edge lithography tools in production decreased from 365 nm (Hg arc lamp), to 248 nm (KrF excimer laser), and further to 193 nm (ArF excimer laser). New materials such as CaF2 were introduced to keep the transmission of the optical systems at an acceptable level and to compensate or correct birefringence and chromatic aberrations. Concurrently, the NA was increased above 0.9. In combination with other resolution enhancement techniques,

such as off-axis illumination or phase shift masks, (dry) optical lithography is being used in volume manufacturing of 65-nm node semiconductor devices.

However, the end of optical lithography has not yet been reached. Although the 157-nm exposure wavelength was not pursued, Sturtevant’s Law (“The end of optical lithography is always six to seven years away.”) was again proven with the introduction of immersion lithography. Immersion lithography is based on replacing the usual air gap between the bottom lens element of the projection lens and the resist surface on the wafer with a liquid medium of refractive index greater than one. The resolution is reduced by a factor equal to the refractive index of the liquid.

Currently, highly purified water is used as an immersion liquid, but research for resist and

glass-compatible liquids with even higher refractive indices is ongoing. In combination with advanced processing techniques, such as double patterning, it is likely that 193-nm immersion lithography will be used for the 32-nm node.

Nevertheless, optical lithography has real physical limitations. At shorter wavelengths, light is increasingly absorbed by almost any material, which makes the design of refractive optics practically impossible. One of the most promising next-generation lithography technologies is based on extreme ultraviolet (EUV) radiation with a wavelength of 13.5 nm. Sinceevenforhighlypolishedopticalelements the reflection efficiency is only of the order of a few percent for normal or oblique incidence, a multilayer structure is used to optimize reflectivity for a certain wavelength and angle of incidence.

TCAD News March 2007

TCAD News

Consequently, a mask is also represented by a reflective multilayer, on top of which an absorber layer defines the pattern to be imaged onto the resist-coated wafer. A plasma source provides the exposure light. All elements must be operated within an ultrahigh vacuum to minimize the reduction of intensity due to absorption. Each multilayer mirror, although optimized for reflection using interlayer interference, still reduces light intensity by about 30%. Residual surface roughness induces stray light (flare), impacting the contrast of the resulting image on the wafer level. The final image in EUV photoresist is created by the high-energy photons and secondary electron scattering.

The illumination of reflective masks and exposure of wafers under these conditions create enormous challenges for each component of the EUV lithography process. The research and development on EUV lithography is ongoing. Currently, the first prototype tools are being installed in research facilities with the goal of introducing the technology into volume manufacturing for nodes below 32 nm.

SOLID-EUV: Advanced Simulation Tool

The engineering challenges associated with the EUV process, limited access to first-generation exposure and processing equipment, and the high cost involved in running experiments, make lithography simulation a perfect tool to support process, equipment, and material development. Many benefits can be derived from exploring the technology with simulation before the actual equipment reaches the laboratory.

Simulation can be used in many areas of the image formation process. Since the light source is no longer monochromatic, broadband illumination in the EUV regime must be analyzed. Mirrors and masks (or mask blanks) may contain defects whose their impact on the final wafer image can be simulated. Moreover, the effect of stray light (or flare) due to the residual roughness of all reflective surfaces should be considered. Since the mask also represents a reflective surface, the direction of the incoming light deviates from normal incidence, requiring the solution of Maxwell’s equations to determine the electromagnetic field (EMF) distribution in the vicinity of the mask multilayer or absorber structure. As in optical lithography, the projection of the mask image (near field) onto the wafer and its imperfections can be described using aberrations.

As the image is transferred into photoresist, chemical reactions and the diffusion of resist, acid, or base components influence the final resist profile; while statistical effects impact characteristic parameters such as line edge roughness and line width variation.

Topographic Mask Simulation

The main challenge in EUV lithography simulation is the accurate treatment of reflection from the multilayer structure and the patterned absorbing mask layer. Standard electromagnetic field solvers are unsuitable due to long computational times.

SOLID-EUV was developed to address this simulation task very efficiently and offers two approachestocomputetheEMFdistributionin the vicinity of the mask. The modal waveguide method (WGM) solves Maxwell’s equations in Fourier space in the entire simulation domain, that is, the multilayer stack and the structured absorber layer, yielding a description of the

amplitude and phase of the EMF for each field component within layers of different materials. This method is very fast and accurate. It is extremely powerful when simulating 2D structures such as lines and spaces patterns, but also can be applied to more complex patterns such as contact hole arrays.

An alternative EMF solver is based on the finite-difference time-domain (FDTD) method, a classical numeric approach to compute the propagation of electromagnetic waves within ‘real space.’ To save computation time, the highly resonant behavior of the perfectly periodic multilayer structure is described analytically and then is coupled into the FDTD solver for the mask pattern, represented by the structured absorber layer. This composite approach enables the simulation of larger mask areas within a reasonable CPU time.

Figure 1 (top) shows a simplified schematic of an EUV mask. MoSi indicates the sandwich structure of the multilayer, constructed of individual layers of molybdenum (Mo) and silicon (Si) – a typical number is 40 – the thickness of which is optimized for maximum reflectivity at the exposure wavelength, for example, 13.5 nm. In this example, chromium (Cr) is used as an absorber material.

In contrast to traditional (refractive) optical exposure systems, EUV lithography must use an oblique angle of incidence due to its reflective nature – vertical or symmetric illumination is no longer possible. This creates asymmetries of images and critical dimension (CD) variations that differ in the x- and y-direction. Figure 1 (middle) shows the amplitude and Figure 1 (bottom) shows the phase of the EMF in the vicinity of the mask surface, where clearly the asymmetric nature of the resulting EMF can be observed. With SOLID-EUV, users can choose the angle of incidence including, in the case of 2D topographic masks (that is, lines and spaces), light directions outside the simulation plane.

Large Mask Areas

The short wavelength of EUV light leads to simulations consuming significant memory and CPU time, even for small mask areas. To enable the simulation of reasonable field sizes, SOLID-EUV can use the so-called high performance mode, which is based on a special decomposition technique. The time for the near-field computation can be reduced by two orders of magnitude, whereas the required memory decreases almost by the same factor.

Figure 2 (left) shows results for a contact hole array calculated rigorously using FDTD. A pattern of this complexity can take several hours to be simulated; the same problem can be solved about 100 times faster using the high performance node (see Figure 2 (right)) with little difference in the results.

Stray Light (Flare)

Another significant challenge in EUV lithography is the flare effect, which primarily stems from residual surface roughness of the mirrors within the EUV illumination and projection system. This long-range effect strongly impairs image fidelity on the wafer. The flare models of SOLID-EUV can simulate this behavior effectively, even accounting for the actual mask layout in large regions surrounding the actual metrology site. The flare models implemented in SOLID-EUV combine a constant background flare model with a power spectrum density approach. Several multiparameter approaches can be

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MoSi

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Cr

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5º incidence

 

 

 

 

 

Z [ m]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Near Fields Transm.

 

 

 

 

Scale

-0.030

 

 

 

 

 

 

2.0

-0.025

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

-0.020

 

 

 

 

 

 

 

 

 

 

 

 

 

-0.015

 

 

 

 

 

 

1.5

-0.010

 

 

 

 

 

 

 

 

 

 

 

 

 

-0.005

 

 

 

 

 

 

1.0

0.000

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0.005

 

 

 

 

 

 

0.5

0.010

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0.015

 

 

 

 

 

 

 

 

 

 

 

 

 

0.020

-0.02

0

 

0.02

 

 

 

 

0.0

 

 

 

 

 

 

 

 

 

 

 

 

 

X [ m]

 

 

 

 

 

 

 

Z [ m]

Near Fields Phase [Rad.]

 

 

 

 

Scale

-0.030

 

 

 

 

 

 

3.0

 

 

 

 

 

 

 

 

 

 

 

 

 

-0.025

 

 

 

 

 

 

2.0

-0.020

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

-0.015

 

 

 

 

 

 

1.0

-0.010

 

 

 

 

 

 

0.0

-0.005

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0.000

 

 

 

 

 

 

-1.0

0.005

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0.010

 

 

 

 

 

 

-2.0

0.015

 

 

 

 

 

 

-3.0

0.020

 

 

 

 

 

 

 

-0.02

 

0

 

0.02

 

 

 

 

 

X [ m]

Figure 1. (Top) Schematic of an EUV mask; MoSi represents the multilayer structure and Cr represents the absorber. (Middle) Intensity of reflected light; the deviation from normal incidence causes an asymmetry of the intensity

distribution in vicinity of the mask. (Bottom) Phase of the reflected light.

selected by the user to describe the flare level. As an alternative to the actual layout, a user-defined flare map can be generated. This powerful implementation enables users to investigate the impact of a certain flare level on the imaging process and to develop methods that compensate for flare in mask layout and optics design.

Since flare is a long-range effect, the influence ofthepatternintheneighborhoodoftheactual metrology site can be approximated by a flare layout density map, as shown in Figure 3 (top). The map effectively describes the influence of the surrounding pattern on a millimeter scale. The resulting (pattern) intensity from stray light can be seen in Figure 3 (bottom). Moreover, the pure resulting flare contribution can be plotted individually in a separate view.

Multilayer Defects

Besides light source concerns (power and lifetime) and resist topics (for example, sensitivity, etch resistivity, line edge roughness),defectsareoneofthemostcritical issues needing resolution for EUV technology to become the lithography solution for nodes below 32 nm. SOLID-EUV allows the impact of defects on mirrors and mask blanks as well as inside a multilayer structure to be simulated. Defectscanbesmallaccumulationsofmaterial that disturb the parallelism and thickness of

Y [ m]

 

Min. Irradiance

10000

 

0.18

 

0.16

 

 

5000

 

0.14

 

0.12

 

 

0

 

0.10

 

0.08

 

 

-5000

 

0.06

 

0.04

 

 

-10000

 

0.02

 

0.00

 

 

-10000 -5000

0

5000 10000

 

X [ m]

SOLID-EUV®

Figure 3. (Top) Layout density map. (Bottom) Flare intensity map.

one or more layers of the multilayer stack. The defect is defined by its material, geometry, and position within the multilayer stack, and is assumed to have a Gaussian shape in the x-direction (and y-direction, in the case of two-dimensional simulations). The ability to model this kind of defect in the substrate and the absorbing mask structure is of highest priority for many engineers working in EUV lithography. The investigations range from simple defect printability studies to detailed simulations on the tolerable size of defects with respect to impact on the printed (intended) design pattern and their process windows. SOLID EUV can address these simulation challenges.

Resist Modeling

SOLID-EUV supports the modeling of chemically amplified resists at several stages including delay effects, prebake before exposure, post-exposure bake (PEB), and development. Various reaction channels for the acid, quencher, and inhibitor and their diffusion behavior can be chosen for the most critical PEB step. The development stage of chemically amplified resists is supported by many industry-proposed models. As a result, SOLID-EUV offers a wide range of models for image formation in the resist. However, simulation success depends on a careful choice or calibration of resist model parameters.

In summary, the latest release of SOLID-EUV (06Q4) is very well suited to address all major EUV lithography–specific challenges by using simulation. Even the most advanced mask technology approaches, such as structured multilayers (similar to alternating phase shift masks in optical lithography), can be evaluated using the waveguide method. This makes SOLID-EUV a perfect simulation tool for early EUV lithography process development.

0.30

0.27

0.24

0.21

0.18

0.15

0.12

0.09

0.06

0.03

0.00

Figure 2. (Left) Fully, rigorously, calculated near-field distribution of a contact hole array. (Right) Same results obtained with high performance mode.

700 East Middlefield Road, Mountain View, CA 94043, USA www.synopsys.com Synopsys and the Synopsys logo are registered trademarks, and Taurus and TSUPREM-4 are trademarks of Synopsys, Inc.

All other products or service names mentioned herein are trademarks of their respective holders and should be treated as such. © 2007 Synopsys, Inc. All rights reserved. 03/07.DGS.1000