Перевод МММ / 14_2006%%% IBM_JRD Silicon CMOS devices beyond scaling

30.

D. J. Frank, S. E. Laux, and M. V. Fischetti, ‘‘Monte Carlo

Strain, and Silicon Thickness,’’ J. Appl. Phys. 94, 1079–1095

Simulation of a 30 nm Dual-Gate MOSFET: How Far Can Si

(2003).

Go?,’’ IEDM Tech. Digest, p. 553 (1992).

46.

C.-H. Chen, T. L. Lee, T. H. Hou, C. L. Chen, C. C. Chen,

31.

D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda, ‘‘A

J. W. Hsu, K. L. Cheng, Y. H. Chiu, H. J. Tao, Y. Jin,

Fully Depleted Lean-Channel Transistor (DELTA)—A Novel

C. H. Diaz, S. C. Chen, and M.-S. Liang, ‘‘Stress

Vertical Ultra Thin SOI MOSFET,’’ IEDM Tech. Digest,

Memorization Technique (SMT) by Selectively Strained

pp. 833–836 (1989).

Nitride Capping for Sub-65 nm High-Performance Strained-Si

32.

K. Sunouchi, H. Takato, N. Okabe, T. Yamada, T. Ozaki,

Device Application,’’ Symp. VLSI Technol., p. 56 (2004).

S. Inoue, K. Hashimoto, K. Hieda, A. Nitayama,

47.

K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko,

F. Horiguchi, and F. Masuoka, ‘‘A Surrounding Gate

F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To,

Transistor Cell for 64/256 Mbit DRAMs,’’ IEDM Tech.

E. Duch, I. Babich, R. Carruthers, P. Saunders, G. Walker,

Digest, pp. 23–36 (1989).

Y. Zhang, M. Steen, and M. Ieong, ‘‘Fabrication and Mobility

33.

X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang,

Characteristics of Ultra-Thin Strained Si Directly on Insulator

J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi,

(SSDOI) MOSFETs,’’ IEDM Tech. Digest, pp. 47–52 (2003).

K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu,

48.

A. Oishi, O. Fujii, T. Yokoyama, K. Ota, T. Sanuki,

‘‘Sub 50-nm FinFET: PMOS,’’ IEDM Tech. Digest, pp. 67–70

H. Inokuma, K. Eda, T. Idaka, H. Miyajima, S. Iwasa,

(1999).

H. Yamasaki, K. Oouchi, K. Matsuo, H. Nagano,

34.

J. Kedzierski, D. M. Fried, E. J. Nowak, T. Kanarsky,

T. Komoda, Y. Okayama, T. Matsumoto, K. Fukasaku,

J. H. Rankin, H. Hanafi, W. Natzle, D. Boyd, Y. Zhang,

T. Shimizu, K. Miyano, T. Suzuki, K. Yahashi, A. Horiuchi,

R. A. Roy, J. Newbury, C. Yu, Q. Yang, P. Saunders,

Y. Takegawa, K. Saki, S. Mori, K. Ohno, I. Mizushima,

C. P. Willets, A. Johnson, S. P. Cole, H. E. Young,

M. Saito, M. Iwai, S. Yamada, N. Nagashima, and

N. Carpenter, D. Rakowski, B. A. Rainey, P. E. Cottrell,

F. Matsuoka, ‘‘High Performance CMOSFET Technology for

M. Ieong, and H.-S. P. Wong, ‘‘High-Performance

45 nm Generation and Scalability of Stress-Induced Mobility

Symmetric-Gate and CMOS-Compatible Vt Asymmetric-Gate

Enhancement Technique,’’ IEDM Tech. Digest, pp. 239–242

FinFET Devices,’’ IEDM Tech. Digest, pp. 437–440 (2001).

(2005).

35.

T. Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim,

49.

T. Sanuki, A. Oishi, Y. Morimasa, S. Aota, T. Kinoshita,

C. G. Lee, K. K. Chi, S. H. Hong, S. J. Hynn, Y. G. Shin,

R. Hasumi, Y. Takegawa, K. Isobe, H. Yoshimura, M. Iwai,

J. N. Han, I. S. Park, U. I. Chung, J. T. Moon, E. Yoon, and

K. Sunouchi, and T. Noguchi, ‘‘Scalability of Strained Silicon

J. H. Lee, ‘‘Fabrication of Body-Tied FinFETs (Omega

CMOSFET and High Drive Current Enhancement in the

MOSFETs) Using Bulk Si Wafers,’’ Symp. VLSI Technol.,

40 nm Gate Length Technology,’’ IEDM Tech. Digest,

pp. 135–136 (2003).

pp. 65–68 (2003).

36.

B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland,

50.

G. Eneman, P. Verheyen, R. Rooyackers, F. Nouri,

B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau,

L. Washington, R. Degraeve, B. Kaczer, V. Moroz, A.

‘‘Tri-Gate Fully-Depleted CMOS Transistors: Fabrication,

De Keersgieter, R. Schreutelkamp, M. Kawaguchi, Y. Kim,

Design and Layout,’’ Symp. VLSI Technol., pp. 133–134

A. Samoilov, L. Smith, P. P. Absil, K. DeMeyer, M. Jurczak,

(2003).

and S. Biesemans, ‘‘Layout Impact on the Performance of a

37.

K. W. Guarini, P. M. Solomon, Y. Zhang, K. K. Chan,

Locally Strained PMOSFET,’’ Symp. VLSI Technol., pp. 22–

E. C. Jones, G. M. Cohen, A. Krasnoperova, M. Ronay,

23 (2005).

O. Dokumaci, J. J. Bucchignano, C. Cabral, Jr., C. Lavoie,

51.

J. Cai, K. Rim, A. Bryant, K. Jenkins, C. Ouyang, D. Singh,

V. Ku, D. C. Boyd, K. S. Petrarca, I. V. Babich, J. Treichler,

Z. Ren, K. Lee, H. Yin, J. Hergenrother, T. Kanarsky,

P. M. Kozlowski, J. S. Newbury, C. P. D’Emic, R. M. Sicina,

A. Kumar, X. Wang, S. Bedell, A. Reznicek, H. Hovel,

and H.-S. Wong, ‘‘Triple-Self-Aligned, Planar Double-Gate

D. Sadana, D. Uriarte, R. Mitchell, J. Ott, D. Mocuta,

MOSFETs: Devices and Circuits,’’ IEDM Tech. Digest,

P. O’Neil, A. Mocuta, E. Leobandung, R. Miller, W. Haensch,

pp. 425–428 (2001).

and M. Leong, ‘‘Performance Comparison and Channel

38.

A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, ‘‘Impact

Length Scaling of Strained Si FETs on SiGe-on-Insulator

of Intrinsic Fluctuations on CMOS SRAM Cell Stability,’’

(SGOI),’’ IEDM Tech. Digest, pp. 165–168 (2004).

IEEE J. Solid-State Circuits 36, No. 4, 658–665 (2001).

52.

J. R. Brews, ‘‘Physics of the MOS Transistor,’’ Appl. Solid

39.

D. J. Frank, Y. Taur, M. Ieong, and H.-S. P. Wong, ‘‘Monte

State Sci., Suppl. 2A, pp. 1–120 (1981).

Carlo Modeling of Threshold Variation Due to Dopant

53.

K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto,

Fluctuations,’’ Symp. VLSI Technol., pp. 169–170 (1999).

‘‘Scaling Theory for Double-Gate SOI MOSFET’s,’’ IEEE

40.

S. A. Mujtaba, ‘‘Advanced Mobility Models for Design and

Trans. Electron Devices 40, 2326–2329 (1993).

Simulation of Deep Submicron MOSFETs,’’ Ph.D.

54.

D. J. Frank and H.-S. Wong, ‘‘Analysis of the Design Space

dissertation, Stanford University, CA, 1995.

Available for High-k Gate Dielectrics in Nanoscale

41.

K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata,

MOSFETs,’’ Superlat. & Microstruct. (UK) 28, 485–491

and S. Takagi, ‘‘Experimental Study on Carrier Transport

(2000).

Mechanism in Ultrathin-Body SOI n- and p-MOSFETs with

55.

F. G. Pikus and K. K. Likharev, ‘‘Nanoscale Field E ect

SOI Thickness Less Than 5 nm,’’ IEDM Tech. Digest,

Transistors—An Ultimate Size Analysis,’’ Appl. Phys. Lett. 71,

pp. 47–50 (2002).

3661 (1997).

42.

D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi, ‘‘Study

56.

V. V. Zhirnov, R. K. Cavin III, J. A. Hutchby, and

of Low Field Electron Transport in Ultra-Thin Single and

G. I. Bouriano , ‘‘Limits to Binary Logic Switch Scaling—

Double Gate SOI MOSFETs,’’ IEDM Tech. Digest, pp. 719–

A Gedanken Model,’’ Proc. IEEE 91, 1934 (2003).

722 (2002).

57.

H.-S. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and

43.

H. Sakaki, T. Noda, K. Hirikawa, M. Tanaka, and

J. Welser, ‘‘Nanoscale CMOS,’’ Proc. IEEE 89, 259 (2001).

T. Matsusue, ‘‘Interface Roughness Scattering in GaAs/AlAs

58.

P. M. Solomon, D. J. Frank, J. Jopling, C. D’Emic,

Quantum Well,’’ Appl. Phys. Lett. 51, No. 23, 1934–1936

O. Dokumaci, P. Ronsheim, and W. E. Haensch, ‘‘Universal

(1987).

Tunneling Behavior in Technologically Relevant PN

44.

M. V. Fischetti, F. Gamizy, and W. Haensch, ‘‘On the

Junctions,’’ J. Appl. Phys. 95, No. 10, 5800–5812 (2004).

Enhanced Electron Mobility in Strained-Silicon Inversion

59.

P. M. Solomon, ‘‘Physics at the Limit of VLSI Scaling,’’ AIP

Layers,’’ J. Appl. Phys. 92, No. 12, 7320 (2002).

Conf. Proc., No. 122, The Physics of VLSI, J. C. Knights, Ed.,

45.

M. V. Fischetti, Z. Ren, P. M. Solomon, M. Yang, and

1984, p. 172.

K. Rim, ‘‘Six-Band k.p Calculation of the Hole Mobility in

60.

M. V. Fischetti and S. E. Laux, ‘‘Monte Carlo Simulation

Silicon Inversion Layers: Dependence on Surface Orientation,

of Electron Transport in Technologically Significant

359

IBM J. RES. & DEV. VOL. 50 NO. 4/5 JULY/SEPTEMBER 2006

W. HAENSCH ET AL.

W. HAENSCH ET AL.

IBM J. RES. & DEV. VOL. 50 NO. 4/5 JULY/SEPTEMBER 2006

IBM J. RES. & DEV. VOL. 50 NO. 4/5 JULY/SEPTEMBER 2006

W. HAENSCH ET AL.