Литература:

1. Зебрев Г.И. Физические основы кремниевой наноэлектрники, М.: БИНОМ, 2011, с. 159-186.

2. Парменов Ю.А., Элементы твердотельной наноэлектроники. Учебное пособие. М.: МИЭТ, 2011, гл. 6.

3. FinFETs and Other Multi-Gate Transistors, Еd. Jean-Pierre Colinge, Springer Science+Business Media, LLC, 2008.

4. Sekigawa T. and Hayashi Y., Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate. Solid-State Electronics, v. 27, р.827 (1984).

5. Lim H.K. and Fossum J.G., Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs IEEE. Trans. on Electron Devices v.30,№10, р.1244 (1983).

6. Yan, R.H, Ourmazd A. and K.F. Lee: Scaling the Si MOSFET: from bulk to SOI to bulk. IEEE Transactions on Electron Devices v.39, №7, р.1704 (1992).

7. Auth C.P.,. Plummer J.D, Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's. IEEE Electron Device Letters v,18, №2, р.74 (1997).

8. Wong H.S., White M.H., Krutsck T.J., Booth R.V., Modeling of transconductance degradation and threshold voltage in thin oxide MOSFETs. Solid-State Electronics, v.30, №9, р.953 (1987).

9. Poiroux T., Vinet M., Faynot O., Widiez J., Lolivier J., Ernst T., Previtali B., Deleonibus S., Multiple gate devices: advantages and challenges. Microelectronic Engineering v.80, р.378 (2005).

10. Skotnicki T., Hutchby J.A., Tsu-Jae King, Boeuf F. The end of CMOS scaling, IEEE Circuits and Devices Magazine, 2005, №1-2, pp.16-26.

11. Frank D.J., Dennard R.H., Nowak E. at al., Device Scaling Limits of Si MOSFETs and Their Application Dependencies, Proceedings of the IEEE, 2001, v.89, №3, pp.259-288.

12. Taur Y., Buchanan D.A., Wei Chen, Frank D.J. at al., CMOS Scaling into the Nanometer Regime, Proceedings of the IEEE, 2001, v.85, №4, pp.486-504.

13. Wong P., Frank D.J., Solomon P.M. at al., Nanoscale CMOS. Proceedings of the IEEE, 1999, v.87, №4, pp.537-570.

14. W. Haensch,E. J. Nowak,R. H. Dennard,P. M. Solomon,A. Bryant,O. H.Dokumaci,A. Kumar,X. Wang,J. B. Johnson,M. V. Fischetti Silicon CMOS devices beyond scaling, IBM J. RES. & DEV. VOL. 50 NO. 4/5 JULY/SEPTEMBER 2006, pp.339-361.

15. Taur Y., CMOS design near the limit of scaling. IBM J. RES. & DEV. VOL. 46, NO. 2/3, 2002, pp.213-222.

16. H.-S. P. Wong, Beyond the conventional transistor, IBM J. RES. & DEV. VOL. 46 NO. 2/3 MARCH/MAY 2002, pp. 133-168.

17. J. Bokor, T.-J. King, J. Hergenrother, J. Bude, D. Muller, T. Skotnicki, S. Monfray and G. Timp, Advanced MOS-Devices, in «High Dielectric Constant Materials», Ed. H.R. Huff, D.C. Gilmer, Springer, 2005, pp.667-705.

18. Liu T.-J.K. and Chang L. Transistor Scaling to the Limit, in «Into the Nano Era: Moore’s Law Beyond Planar Silicon CMOS», Ed. H. R. Huff, Springer, 2009, pp.191-223.

19. Chang L., Choi Y.-K., Ha D. at al. Extremely Scaled Silicon Nano-CMOS Devices,Proceedings of the IEEE, 2003, v.91, №11, pp.1860-1873.

Задание для срс

1.Изучить материал лекции №8 по конспекту и по литературным источникам.