IEEE 1076 standard.VHDL language reference manual.2000
.pdfIEEE |
|
Std 1076, 2000 Edition |
IEEE STANDARD VHDL |
252 |
Copyright © 2000 IEEE. All rights reserved. |
|
IEEE |
LANGUAGE REFERENCE MANUAL |
Std 1076, 2000 Edition |
Annex D
(informative)
Bibliography
[B1] ANSI/MIL-STD-1815A-1983, American National Standard Reference Manual for the Ada Programming Language.6
[B2] IEEE Std 1029.1-1998, IEEE Standard for Waveform and Vector Exchange (WAVES).7
[B3] IEEE Std 1076-1993, IEEE Standard VHDL Language Reference Manual. [B4] IEEE Std 1076.2-1996, IEEE Standard VHDL Mathematical Packages.
[B5] IEEE Std 1164-1993, IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164).
[B6] ISO/IEC 8859-1: 1987, Information Processing—8-Bit Single-Byte Coded Graphic Character Sets— Part 1: Latin Alphabet No. 1.8
6ANSI publications are available from the Sales Department, American National Standards Institute, 11 West 42nd Street, 13th Floor, New York, NY 10036, USA.
7IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA.
8ISO publications are available from the ISO Central Secretariat, Case Postale 56, 1 rue de Varembe, CH-1211, Geneve 20, Switzerland/Suisse. ISO publications are also available in the United States from the Sales Department, American National Standards Institute, 11 West 42nd Street, 13th Floor, New York, NY 10036, USA.
Copyright © 2000 IEEE. All rights reserved. |
253 |
IEEE |
|
Std 1076, 2000 Edition |
IEEE STANDARD VHDL |
254 |
Copyright © 2000 IEEE. All rights reserved. |
LANGUAGE REFERENCE MANUAL
Index
A
access types
described, 3.3, 3.3.1, 3.3.2 designated type, 3.3.1 elaboration of, 12.3.1.3 mutually dependent, 3.3, 3.3.2 null, Clause 3, 3.3, 7.3.1 objects designated by, 6.3
dereferencing, 6.3 recursive, 3.3.1 restrictions
on attributes, 4.4 on file types, 3.4 on prefixes, 6.1 on signals, 4.3.1.2
on subtype indications, 4.2, 4.3.2 subprogram parameters of, 2.1.1, 2.1.1.1 usage, Clause 3
in index constraints, 3.2.1.1 where prohibited, 4.3.1, 4.3.1.1
ACTIVE attribute, 4.3.2, 7.4.1, 7.4.2, 14.1 active drivers, 12.6.1, 12.6.4
active signals, 12.6.2, 12.6.3 actual designators
syntax, 4.3.2.2 where used, 4.3.2.2
actual parameter part syntax, 7.3.3 usage
in functions, 7.3.3 in procedures, 8.6
actuals
associations
with formal function parameters, 7.3.3 with formal procedure parameters, 8.6 with formal subprogram parameters, 4.3.2.2 with formals of blocks, 9.1
in map aspects, 5.2.1.2 syntax, 4.3.2.2
usage, 4.3.2.2 where used, 4.3.2.2
aggregates, Clause 3 array, 7.3.2.2
defining the type of, 7.3.3–7.3.5 described, 7.3.2, 7.3.2.1, 7.3.2.2 record, 7.3.2.1
restrictions
on array types, 7.3.2.2
on globally static primaries, 7.4.2 on record types, 7.3.2.1
subaggregates, 7.3.2 syntax, 7.3.1
type of, 7.3.2, 7.3.2.1, 7.3.2.2
IEEE
Std 1076, 2000 Edition
Copyright © 2000 IEEE. All rights reserved. |
255 |
IEEE
Std 1076, 2000 Edition
usage
as guarded signals, 9.5
as targets of concurrent signal assignment statement, 9.5 as targets of signal assignment statements, 8.4
as targets of variable assignment statements, 8.5, 8.5.1 where used, 7.2, 7.3.3–7.3.5, 8.4
alias declarations
described, 4.3.3, 4.3.3.1, 4.3.3.2 elaboration of, 12.3.1.5
syntax, 4.3.3
where used, 1.1.2, 1.2.1, 2.2, 2.5, 9.2 alias designators
syntax, 4.3.3, 4.3.3.1 where used, 4.3.3, 4.3.3.1
aliases
referenced in attribute specifications, 5.1 usage
as globally static primaries, 7.4.2 as locally static primaries, 7.4.1
allocators, Clause 3, 3.2.1.1 constraints, 7.3.6 deallocation of, 3.3.2, 7.3.6 defined, 3.3
described, 7.3.6 evaluation of, 7.3.6, 12.5 syntax, 7.3.6
usage, 3.3.1
as globally static primaries, 7.4.2 to access values of objects, 3.3
where used, 7.2 architecture bodies
as declarative regions, 10.1 default binding rules, 5.2.1
described, Clause 1, 1.1, 1.2, 1.2.1, 1.2.2 syntax, 1.2
where used, 5.2.1, 5.2.2 architecture declarative part
described, 1.2.1 syntax, 1.2.1 where used, 1.2
architecture names
where used, 1.3, 1.3.1, 5.2.2, 9.6, 11.1 architecture statement part
described, 1.2.2 syntax, 1.2.2 where used, 1.2
array types
aggregates, 7.3.2 bounds, 3.2.1.1 closely related, 7.3.5 concatenation of, 7.2.4 constrained, 3.2.1
as formal parameters of constants and variables, 2.1.1 as formal parameters of signals, 2.1.1.2
described, 3.2.1, 3.2.1.1 discrete ranges in, 3.2.1.1 implicit file operations for, 3.4.1 index ranges of, 3.2.1.1
conversions between, 7.3.5
IEEE STANDARD VHDL
256 |
Copyright © 2000 IEEE. All rights reserved. |
LANGUAGE REFERENCE MANUAL
denoting elements of, 6.4 described, 3.2.1, 3.2.1.1, 3.2.1.2 designated by access values, 3.2.1.1 direction of, 6.5
null arrays, 3.2.1.1 predefined, 3.2.1.2 restrictions
on file types, 3.4
subprogram parameters of, 2.1.1, 2.1.1.1, 2.1.1.2 syntax, 3.2.1
unconstrained, 3.2.1 described, 3.2.1
elaboration of, 12.3.1.2
used in index constraints, 3.2.1.1 used in subprograms, 3.2.1.1
variables, assignments to, 8.5.1 where used, 3.2.1
ASCENDING attribute, 14.1 ASCII
format effectors, 13.1
non-graphic elements, 3.1.1, 3.1.1.1 assertion statements
described, 8.2 syntax, 8.2
where used, Clause 8, 9.4
assertion statements. See also: concurrent assertion statements. assignment
as a basic operation, Clause 3 guarded signal, 5.3, 9.5, 12.3.2.3 to arrays, 3.2.1.1
association elements
named, 4.3.2.2, 5.2.1.1, 5.2.1.2 positional, 5.2.1.2
syntax, 4.3.2.2 where used, 4.3.2.2
association lists described, 4.3.2.2
generic, 1.1.1.1, 12.2.1, 12.2.2 port, 12.2.4
syntax, 4.3.2.2
where used, 5.2.1.2, 7.3.3 attribute declarations
described, 4.4 elaboration of, 12.3.2.1 syntax, 4.4
where used, 1.1.2, 1.2.1, 2.2, 2.5, 9.2 attribute designators
syntax, 6.6
where used, 5.1, 6.6 attribute specifications
described, Clause 5, 5.1 elaboration of, 12.3.2.1 syntax, 5.1
where used, 1.1.2, 1.2.1, 1.3, 2.2, 2.5, 5.1, 9.2 attributes
allowed as primaries, 7.1 denoting aliases, 6.6 index ranges of, 3.2.1.1
of formal parameters, 2.1.1
IEEE
Std 1076, 2000 Edition
Copyright © 2000 IEEE. All rights reserved. |
257 |
IEEE |
|
Std 1076, 2000 Edition |
IEEE STANDARD VHDL |
predefined, Clause 3, 6.6 described, 4.4, 14.1
exclusion from visibility rules, 10.3 used as locally static primaries, 7.4.1
restrictions
on groups, 4.7
on subelements and slices, 6.5, 6.6 on subtype of, 12.3.2.1
signal-valued, 2.1.1.2 user-defined, 4.4, 6.6 described, 4.4
usage, 5.1
as globally static primaries, 7.4.2 as locally static primaries, 7.4.1
where used, 4.4
attributes. See also: specific names of predefined attributes.
B
backus naur form (BNF), 0.2.1 base
syntax, 13.4.2 where used, 13.4.2
BASE attribute, 14.1 base specifiers
syntax, 13.7
where used, 13.7, Annex A
basic operations, Clause 3, 7.2.3, 7.3.2, 7.3.4 bidirectional ports. See: ports, INOUT. binding indications
containing map aspects, 5.2.1.2 default
described, 5.2.2 described, 5.2.1, 5.2.2 elaboration of, 12.3.2.2 primary, 5.2.1 restrictions
for component configurations, 5.2.1 for configuration specifications, 5.2
syntax, 5.2.1
where used, 1.3.1, 5.2 bindings
deferred, 1.3, 5.2.1, 5.2.1.1
BIT type, 3.1.1.1, 3.2.1.2, 7.2, 7.2.1, 7.2.2 bit values
syntax, 13.7
where used, 13.7, Annex A BIT_VECTOR type, 3.2.1.2 block configurations
applicability, 1.3.1
as declarative regions, 10.1 described, 1.3.1
implicit, 1.3.1, Clause 12, 12.1 scope of, 10.2
syntax, 1.3.1 usage
to control elaboration of a block statement, 12.4, 12.4.1 when architecture identifier is used, 5.2.1.1
visibility within, 10.3
258 |
Copyright © 2000 IEEE. All rights reserved. |
|
IEEE |
LANGUAGE REFERENCE MANUAL |
Std 1076, 2000 Edition |
where used, 1.3, 1.3.1 block declarative items
syntax, 1.2.1
usage, 1.2.2, Clause 5, 5.1 where used, 9.1, 9.6.2
block declarative part
elaboration of, 12.4.1, 12.4.2 syntax, 9.1
where used, Clause 9, 9.1 block headers
containing map aspects, 5.2.1.2 correspondences
to component declarations, 9.6.1
to component instantiation statements, 9.6.2 to design entities, 9.6.1, 9.6.2
elaboration of, 12.2, 12.4.1 syntax, 9.1
where used, Clause 9, 9.1 block specifications
syntax, 1.3.1 where used, 1.3.1
block statement part elaboration of, 12.4.2 syntax, 9.1
where used, Clause 9, 9.1 block statements
as declarative regions, 10.1 described, Clause 9, 9.1 elaboration of, 12.1, 12.4.1, 12.4.2 implied, 9.6.2, 12.4.3
labels, 1.3.1
elaboration of, 12.4.2 where used, 1.3.1
syntax, 9.1 usage, 1.3.1, 9.6.1
where used, Clause 9, 9.1
blocks
communication to, 1.1.1 described, Clause 1, 1.1
interconnection via concurrent statements, Clause 9, 9.1 scope of, 10.2
usage, 9.6, 9.6.1 boldface, 0.2.1
BOOLEAN type, 3.1.1.1, 7.2, 7.2.1, 7.2.2 buffer ports. See: ports.
bus signals, 2.1.1.2, 2.4, 4.3.2
C
case statement alternatives syntax, 8.8
where used, 8.8 case statements
described, 8.8 syntax, 8.8 usage
as signal transforms, 9.5.2 with null statements, 8.13
Copyright © 2000 IEEE. All rights reserved. |
259 |
IEEE
Std 1076, 2000 Edition
where used, Clause 8, 8.1, 9.5 character set, VHDL, 13.1 CHARACTER type, 3.2.1.2
character types, used in case statements, 8.8 characters
apostrophe ('), 13.5 backslash (\), 13.3.2 basic
allowable replacements for, 13.10 syntax, 13.1
basic graphic syntax, 13.1
where used, Clause 13, 13.1 braces {}, 0.2.1
colon (:), 13.10 exclamation mark (!), 13.10 graphic
syntax, 13.1
where used, 13.3.1, 13.5, 13.6 lower case
where used, 13.1 number sign (#), 13.4.2, 13.10 other special
syntax, 13.1
where used, Clause 13, 13.1 percent sign (%), 13.10
quotation mark (“), 13.6 quotation mark ("), 13.10 where used, 13.7
spaces
syntax, 13.1
where prohibited, 13.3.1 where used, Clause 13, 13.1
special
names of, 13.1 syntax, 13.1
where used, Clause 13, 13.1 square brackets [ ], 0.2.1
used in instance names separator (:), 14.1
used in path names leader (:), 14.1
separator (:), 14.1 vertical bar (|), 0.2.1 vertical line (|), 13.10
characters. See also: operators, symbols. choices
in case statements, 8.8 syntax, 7.3.2
where used, 7.3.1, 7.3.2, 8.8 comments, 13.8
component configurations
as declarative regions, 10.1 binding indications in, 5.2.1
containing block configurations, 1.3.2 default entity aspect of, 5.2.2 described, 1.3.2
implicit, 1.3.1, Clause 12, 12.1
IEEE STANDARD VHDL
260 |
Copyright © 2000 IEEE. All rights reserved. |
|
IEEE |
LANGUAGE REFERENCE MANUAL |
Std 1076, 2000 Edition |
restrictions
against conflicting configurations, 1.3.2 syntax, 1.3.2
used to bind component instances to design entities, 4.4 visibility rules for, 10.3
where used, 1.3, 1.3.1 component declarations
as declarative regions, 10.1 bindings to design entities, 5.2.1 described, 4.5
elaboration of, 12.3.1.7 prohibitions on attributes, 5.1 scope of, 10.2
syntax, 4.5
usage, 5.2, 9.6, 9.6.1 where used, 1.2.1, 2.5
component instances
association with configurations, 1.3.2 bound
described, 1.2.2 elaboration of, 12.4
to design entities, 5.2.1.1 fully bound, 1.3.1, 5.2.1.1
index range, 3.2.1.1 labels
in blocks, 1.3.1
paths to
syntax, 14.1 where used, 14.1
unbound
defaults for, 1.3.2 elaboration of, 12.1
with conflicting configurations, 1.3.2 component instantiation statements
containing map aspects, 5.2.1.2 default entity aspect of, 5.2.2 described, 9.6, 9.6.1, 9.6.2 elaboration of, 12.4.3 interfaces of, 4.5
referenced in configuration specifications, 5.2 syntax, 9.6
usage
to instantiate a component, 9.6.1 to instantiate a design entity, 9.6.2
where used, Clause 9, 9.1 component names
where used, 9.6 component specifications
elaboration of, 12.3.2, 12.3.2.2 syntax, 5.2
where used, 1.3.2, 5.2 composite types
described, 3.2 objects of, 4.3, 4.4 restrictions
on file types, 3.4 syntax, 3.2
usage, Clause 3
Copyright © 2000 IEEE. All rights reserved. |
261 |