Добавил:

Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Поволжский государственный технологический университет

Предмет:

[НЕСОРТИРОВАННОЕ]

Файл:

ЦОС_Заочники2013 / Курсовая МПиЦОС 2011 / Справочная информация / Моторола / DSP568xx / DSP56852UM.pdf

Скачиваний:

Добавлен:

27.04.2015

Размер:

4.9 Mб

Скачать

☆

<<< < Предыдущая 18 19 20 21 22 23 24 25 26 27 28 2930 / 4830 31 32 33 34 35 36 37 38 39 40 41 42 > Следующая >>>

Transmission Data

WRITE
TO	INITIATION DELAY
SPDTR	INITIATION DELAY
BUS
CLOCK
MOSI	MSB	BIT 15	BIT 14
	MSB	BIT 15	BIT 14
SCLK
(CPHA = 1)
SCLK
(CPHA = 0)
SCLK CYCLE	1	2	3
NUMBER	1	2	3

INITIATION DELAY FROM WRITE SPDTR TO TRANSFER BEGIN

WRITE

TO SPDTR

BUS CLOCK

EARLIEST

WRITE

TO SPDTR

BUS CLOCK

EARLIEST

WRITE

TO SPDTR

BUS CLOCK

EARLIEST

WRITE

TO SPDTR

BUS CLOCK

(SCLK = INTERNAL CLOCK 2;

LATEST 2 POSSIBLE START POINTS)

(SCLK = INTERNAL CLOCK 8;

LATEST

8 POSSIBLE START POINTS)

(SCLK = INTERNAL CLOCK 16;

LATEST

16 POSSIBLE START POINTS)

EARLIEST	(SCLK = INTERNAL CLOCK 32;	LATEST
	32 POSSIBLE START POINTS)

Figure 10-8. Transmission Start Delay (Master)

10.8 Transmission Data

The double-buffered Transmit Data Register (TDR) allows data to be queued and transmitted. For an SPI configured as a master, the queued data is transmitted immediately after the previous transmission has completed. The SPI Transmitter Empty (SPTE) flag indicates when the transmit data buffer is ready to accept new data. Write to the TDR only when the SPTE bit is high. Figure 10-9 illustrates the timing associated with doing back-to-back transmissions with the SPI (SCLK has CPHA: CPOL = 1:0).

Note:	Figure 10-9 assumes 16-bit data lengths and the MSB shifted out first.
	56852 Digital Signal Controller User Manual, Rev. 4
10-14	Freescale Semiconductor

-packaged product lines and part numbers indicated here currently are not	2010: MC13892
Commission, BGA	prior to September
order from the United States International Trade Freescale for import or sale in the United States
of an from
Because	available

Transmission Data

WRITE TO SPDTR		1					3															8

																5															10
	SPTE	2														5															10
	SPTE	2
SCLK (CPHA:CPOL = 1:0)


	MOSI
	MOSI			MSB		BIT	BIT		BIT	BIT	BIT				BIT	LSB			MSB		BIT		BIT		BIT	BIT		BIT		BIT	LSB		MSB		BIT	BIT	BIT
					14		13	...		3	2		1							14		13		...		3	2		1					14		13	...
			DATA 1															DATA 2														DATA 3
	SPRF															4															9
																4															9


	READ SPSCR															6															11
																6															11


READ SPDRR																7															12
																7


1	CONTROLLER WRITES DATA 1 TO SPDTR,											7					CONTROLLER READS SPDRR, CLEARING SPRF BIT.
	CLEARING THE SPTE BIT.													8 CONTROLLER WRITES DATA 3 TO SPDTR,
2	DATA 1TRANSFERS FROM TRANSMIT DATA													8 CONTROLLER WRITES DATA 3 TO SPDTR,
2	DATA 1TRANSFERS FROM TRANSMIT DATA																QUEUEING DATA 3 AND CLEARING THE SPTE BIT.
	REGISTER TO SHIFT REGISTER, SETTING SPTE
	BIT.														9 SECOND INCOMING DATA TRANSFERS FROM
															9 SECOND INCOMING DATA TRANSFERS FROM
3 CONTROLLER WRITES DATA 2 TO SPDTR,																	SHIFT REGISTER TO RECEIVE DATA REGISTER
3 CONTROLLER WRITES DATA 2 TO SPDTR,																	SETTING THE SPRF BIT.
	QUEUEING DATA 2 AND CLEARING SPTE BIT.																SETTING THE SPRF BIT.
	QUEUEING DATA 2 AND CLEARING SPTE BIT.
4	FIRST INCOMING WORD TRANSFERS FROM THE											10					DATA 3 TRANSFERSF ROM THE TRANSMIT DATA
4	FIRST INCOMING WORD TRANSFERS FROM THE																REGISTER TO THE SHIFT REGISTER, SETTING
	SHIFT REGISTER TO THE RECEIVE DATA																THE SPTE BIT.
	REGISTER, SETTING THE SPRF BIT.																THE SPTE BIT.
	REGISTER, SETTING THE SPRF BIT.
5	DATA 2 TRANSFERS FROM THE TRANSMIT DATA											11					CONTROLLER READS SPSCR WITH THE SPRF BIT.
5	DATA 2 TRANSFERS FROM THE TRANSMIT DATA
	REGISTER TO SHIFT REGISTER, SETTING THE											12					CONTROLLER READS SPDRR, CLEARING THE SPRF
	SPTIR BIT.											12					CONTROLLER READS SPDRR, CLEARING THE SPRF
	SPTIR BIT.																BIT.
																	BIT.

6CONTROLLER READS SPSCR WITH THE SPRF BIT SET.

Figure 10-9. SPRF/SPTE Interrupt Timing

The transmit data buffer permits back-to-back transmissions without the slave precisely timing its writes between transmissions as is necessary in a system with a single data buffer. Also, if no new data is written to the data buffer, the last value contained in the Shift Register is the next data to be transmitted.

	Serial Peripheral Interface (SPI), Rev. 4
Freescale Semiconductor	10-15

-packaged product lines and part numbers indicated here currently are not	2010: MC13892
Commission, BGA	prior to September
order from the United States International Trade Freescale for import or sale in the United States
of an from
Because	available

Error Conditions

An idle master or idle slave without loaded data in its transmit buffer, sets the SPTE again no more than two bus cycles after the transmit buffer empties into the Shift Register. This allows a queue to send up to a 32-bit value. For an already active slave, the load of the Shift Register cannot occur until the transmission is completed. This implies a back-to-back write to the Transmit Data Register is not possible. The SPTE indicates when the next write can occur.

10.9 Error Conditions

The following flags signal SPI error conditions:

•Overflow (OVRF) — Failing to read the SPI Data Register before the next full length data enters the Shift Register sets the OVRF bit. The new data will not transfer to the Receive Data Register, and the unread data can still be read. OVRF is in the SPI Status and Control Register.

•Mode fault error (MODF) — The MODF bit indicates the voltage on the Slave Select pin (SS) is inconsistent with the mode of the SPI. MODF is in the SPI Status and Control Register.

10.9.1 Overflow Error

The Overflow Flag (OVRF) becomes set if the Receive Data Register still has unread data from a previous transmission and when bit one’s capture strobe of the next transmission occurs. Bit one capture strobe occurs in the middle of SCLK when the data length equals, transmission data length (-) one. If an overflow occurs, all data received after the overflow, and before the OVRF bit is cleared, does not transfer to the Receive Data Register. It does not set the SPI Receiver Full (SPRF) bit. The unread data transferred to the Receive Data Register before the overflow occurred can still be read. Therefore, an overflow error always indicates the loss of data. Clear the overflow flag by reading the SPI Status and Control Register, then read the SPI Data Register.

OVRF generates a receiver/error interrupt request if the error interrupt enable bit (ERRIE) is also set. It is not possible to enable MODF or OVRF individually to generate a receiver/error interrupt request. However, leaving MODFEN low prevents MODF from being set.

If the SPRF interrupt is enabled and the OVRF interrupt is not, watch for an overflow condition. Figure 10-10 explains how it is possible to miss an overflow. The first element of the same figure illustrates how it is possible to read the SPSCR and SPDRR to clear the SPRF without problems. However, as illustrated by the second transmission example, the OVRF bit can be set between the time SPSCR and SPDRR are read.

	56852 Digital Signal Controller User Manual, Rev. 4
10-16	Freescale Semiconductor

-packaged product lines and part numbers indicated here currently are not	2010: MC13892
Commission, BGA	prior to September
order from the United States International Trade Freescale for import or sale in the United States
of an from
Because	available

Error Conditions

In this case, an overflow can easily be missed. Since no more SPRF interrupts can be generated until this OVRF is serviced, it is not obvious data is being lost as more transmissions are completed. To prevent this loss, either enable the OVRF interrupt or take another read of the SPSCR following the read of the SPDRR. This ensures the OVRF was not set before the SPRF was cleared. Future transmissions can set the SPRF bit.

DATA 1		DATA 2		DATA 3		DATA 4
			4		6		8
	1

SPRF

OVRF

READ SPSCR

READ SPDRR

		2		5

						7
			3			7

1	DATA 1 SETS SPRF BIT.			5	CONTROLLER READS SPSCR WITH SPRF BIT SET
2	CONTROLLER READS SPSCR WITH				AND OVRF BIT CLEAR.
3	SPRF BIT SET AND OVRF BIT CLEAR.			6	DATA 3 SETS OVRF BIT. DATA 3 IS LOST.
3	CONTROLLER READS DATA 1			7	CONTROLLER READS DATA 2 IN SPDRR,
	IN SPDRR, CLEARING SPRF BIT.			7	CONTROLLER READS DATA 2 IN SPDRR,
	IN SPDRR, CLEARING SPRF BIT.				CLEARING SPRF BIT BUT NOT THE OVRF BIT.
4	DATA 2 SETS SPRF BIT.				CLEARING SPRF BIT BUT NOT THE OVRF BIT.
4	DATA 2 SETS SPRF BIT.			8	DATA 4 FAILS TO SET SPRF BIT BECAUSE
				8	DATA 4 FAILS TO SET SPRF BIT BECAUSE

OVRF BIT IS NOT CLEARED. DATA 4 IS LOST.

Figure 10-10. Missed Read of Overflow Condition

Figure 10-11 illustrates the described process. Generally, to avoid a second SPSCR read, enable the OVRF to the core by setting the ERRIE bit.

	Serial Peripheral Interface (SPI), Rev. 4
Freescale Semiconductor	10-17

-packaged product lines and part numbers indicated here currently are not	2010: MC13892
Commission, BGA	prior to September
order from the United States International Trade Freescale for import or sale in the United States
of an from
Because	available

Error Conditions

	DATA 1				DATA 2		DATA 3					DATA 4
SPI RECEIVE		1				5			7					11
COMPLETE
COMPLETE
SPRF
SPRF
OVRF



READ SPSCR			2		4			6			9				12		14
READ SPSCR			2		4			6			9				12		14
READ SPDRR				3						8			10			13
READ SPDRR				3						8			10			13

1DATA 1 SETS SPRF BIT.

2CONTROLLER READS SPSCR WITH SPRF BIT SET AND OVRF BIT CLEAR.

3CONTROLLER READS DATA 1 IN SPDRR, CLEARING SPRF BIT.

4CONTROLLER READS SPSCR AGAIN TO CHECK OVRF BIT.

5DATA 2 SETS SPRF BIT.

8CONTROLLER READS DATA 2 IN SPDRR, CLEARING SPRF BIT.

9CONTROLLER READS SPSCR AGAIN TO CHECK OVRF BIT.

10CONTROLLER READS DATA 2 SPDRR, CLEARING OVRF BIT.

11 DATA 4 SETS SPRF BIT.

12 CONTROLLER READS SPSCR.

6 CONTROLLER READS SPSCR WITH SPRF	13	CONTROLLER READS DATA 4 IN SPDRR,
BIT SET AND OVRF BIT CLEAR.		CLEARING SPRF BIT.
		CLEARING SPRF BIT.

7 DATA 3 SETS OVRF BIT. DATA 3 IS LOST. 14 CONTROLLER READS SPSCR AGAIN TO CHECK OVRF BIT.

Figure 10-11. Clearing SPRF When OVRF Interrupt Is Not Enabled

10.9.2 Mode Fault Error

Setting the SPMSTR bit selects the Master mode, configuring the SCLK and MOSI pins as outputs and the MISO pin as an input. Clearing SPMSTR selects the Slave mode, configuring the SCLK and MOSI pins as inputs and the MISO pin as an output. The Mode Fault (MODF) bit becomes set any time the state of the slave select pin (SS) is inconsistent with the mode selected by SPMSTR. To prevent SPI pin contention and damage to the controller, a mode fault error occurs if:

•The SS pin of a slave SPI goes high during a transmission.

•The SS pin of a master SPI goes low at any time.

To set the MODF flag, the Mode Fault Error Enable (MODFEN) bit must be set. Clearing the MODFEN bit does not clear the MODF flag but it does prevent the MODF from being set again after the MODF is cleared.

MODF generates a receiver/error interrupt request if the Error Interrupt Enable (ERRIE) bit is also set. It is not possible to enable MODF or OVRF individually to generate a receiver/error interrupt request. However, leaving MODFEN low prevents MODF from being set.

	56852 Digital Signal Controller User Manual, Rev. 4
10-18	Freescale Semiconductor

-packaged product lines and part numbers indicated here currently are not	2010: MC13892
Commission, BGA	prior to September
order from the United States International Trade Freescale for import or sale in the United States
of an from
Because	available

Error Conditions

In a master SPI with the Mode Fault Enable (MODFEN) bit set, the Mode Fault (MODF) flag is set if SS goes to Logic 0. A mode fault in a Master SPI causes the following events to occur:

•If ERRIE = 1, the SPI generates an SPI receiver/error interrupt request.

—The SPE bit is cleared

—The SPTE bit is set

—The SPI state counter is cleared

When configured as a slave (SPMSTR = 0), the MODF flag is set if the SS goes high during a transmission. When CPHA = 0, a transmission begins when SS goes low and ends once the incoming SCLK goes back to its idle level, following the shift of the last data bit. When CPHA = 1, the transmission begins when the SCLK leaves its idle level and SS is already low. The transmission continues until the SCLK returns to its idle level following the shift of the last data bit.

Note: Setting the MODF flag does not clear the SPMSTR bit. The SPMSTR bit has no function when SPE = 0. Reading SPMSTR when MODF = 1 shows the difference between a MODF occurring when the SPI is a master and when it is a slave.

When CPHA = 0, a MODF occurs if a slave is selected (SS is at Logic 0) and later unselected (SS is at Logic 1) even if no SCLK is sent to that slave. This happens because SS at Logic 0 indicates the start of the transmission (MISO driven out with the value of MSB) for CPHA = 0. When CPHA = 1, a slave can be selected and then later unselected with no transmission occurring. Therefore, MODF does not occur since a transmission was never begun.

In a slave SPI (MSTR = 0), the MODF bit generates an SPI Receiver/Error Interrupt request if the ERRIE bit is set. The MODF bit does not clear the SPE bit or reset the SPI in any way. Software can abort the SPI transmission by clearing the SPE bit of the slave.

Note: A Logic 1 voltage on the SS pin of a slave SPI puts the MISO pin in a high impedance state. Also, the slave SPI ignores all incoming SCLK clocks, even if it was already in the middle of a transmission.

In a master SPI, the MODF flag will not be cleared until the SS pin is at a Logic 1 or the SPI is configured as a slave.

In a slave SPI, if the MODF flag is not cleared by writing 1 to the MODF bit, the condition causing the mode fault still exists. The MODF flag and corresponding interrupt can be cleared by disabling the EERIE or MODFEN bits (if set) or by disabling the SPI. It is possible to clear the MODF error condition by disabling the SPE or MODFEN bits. Disabling the SPI using the SPE bit will cause a partial reset of the SPI and may cause the loss of a message currently being received or transmitted.

	Serial Peripheral Interface (SPI), Rev. 4
Freescale Semiconductor	10-19

-packaged product lines and part numbers indicated here currently are not	2010: MC13892
Commission, BGA	prior to September
order from the United States International Trade Freescale for import or sale in the United States
of an from
Because	available

<<< < Предыдущая 18 19 20 21 22 23 24 25 26 27 28 2930 / 4830 31 32 33 34 35 36 37 38 39 40 41 42 > Следующая >>>

Соседние файлы в папке DSP568xx

#
27.04.2015886.01 Кб27DSP56824D.pdf
#
27.04.2015247.37 Кб28DSP56824P.pdf
#
27.04.20153.97 Mб38DSP56824UM.pdf
#
27.04.2015975.9 Кб27DSP56824UMD_IC-ON-LINE.CN.pdf
#
27.04.2015931.96 Кб27DSP56852.pdf
#
27.04.20154.9 Mб33DSP56852UM.pdf
#
27.04.20151.11 Mб30dsp56f80x.pdf
#
27.04.2015856.76 Кб26DSP56F827_D.pdf
#
27.04.2015491.73 Кб29MS CAN datasheet1.pdf
#
27.04.2015886.01 Кб31дсп56824.pdf